2013 APRIL ISSUE

Hybrid Low Power Design for Adders Using SP-D3L

August 11, 2018 Editor IJAIAT 0 Comments

HybridLowPowerDesignforAddersUsingSPD3L

DOWNLOAD THIS PAPER HERE

File	Description	File size	Downloads
HybridLowPowerDesignforAddersUsingSPD3L		320 KB	717

← A Modified-Time-Sharing Switching Technique for Multiple-Input DC–DC Converters by using Fuzzy Logic Controller
An energy efficient flip flop for three- phase dual – rail pre- charge logic family Using transmission gates →

Leave a Reply Cancel reply