

# Performance Analysis of Dadda Multiplier using 5:2 Compressor and its Applications

K. Banu Priya<sup>1</sup>

PG Scholar/Department of ECE  
Avinashilingam University, Coimbatore, India

Dr.R.Sudarmani<sup>2</sup>

Assistant Professor/ Department of ECE  
Avinashilingam University, Coimbatore, India

**Abstract-** Data compression has a major role in multimedia and image processing applications to encode the information in a compact size. In those applications, reducing area, power and delay are the most important requirements. In this paper two new 5:2 exact compressor are designed to analyze the dadda multiplier based on area, power consumption, delay with error distance. Then the proposed dadda multiplier is utilized to multiply two images pixel by pixel approach with high PSNR value. The simulation results are carried out by Modelsim software and the image multiplication part is done by MATLAB software. The results proved that the dadda multiplier with 5:2 exact compressor achieves better accuracy improvement along with less area, power consumption and less error distance with considerable delay than an 4:2 exact and approximate compressor.

*Index terms* –Dadda multiplier, Exact compressor, Approximate compressor, Error Distance.

## I. INTRODUCTION

The DSP blocks are an important basis of many multimedia applications. It implements image and video processing algorithms and the output of these algorithms to be numerically approximate rather than accurate for human visibility. This relaxation on numerical accuracy provides some freedom to carry out imprecise or approximate computation. It is used to provide low-power designs with less area and delay at different levels of design abstraction. Multiplication is an important arithmetic operation in digital signal processing. Parallel multipliers provide multiplication with high-speed, but it requires a high area for VLSI implementations. Truncated multiplication multiplies the two numbers by summing only the most significant columns of the multiplication matrix, along with a correction constant [4]. This goal is to reduce the area consumption of rounded output multipliers. Low-power is an essential requirement for portable multimedia devices using various signal processing algorithms and architectures. The imprecise or approximate Full Adder (FA) is used to design, approximate multi-bit adder cells with reduced circuit complexity at the transistor level [1]. But, this process is inefficient, since it produces 17 incorrect results out of 32 states. Error Distance (ED) is described as the difference between the actual output and an error output for a given input [2]. The Mean Error Distance (MED) is used for measuring the implementation accuracy of a multiple-bit adder and Normalized Error Distance (NED) is useful in illustrating

the reliability of the design. An inaccurate  $2 \times 2$  multiplier architecture with tunable error characteristic is proposed in [5]. This multiplier provides average power consumption for an average error than an accurate multiplier. By introducing an error in the sample application, image filtering and JPEG compression is used to offer better Signal-Noise-Ratio (SNR) in multiplier architecture than voltage scaling method. Low-power CMOS logic 4-2 compressor is implemented using a combination of XOR-XNOR gates for high-speed multiplication is described in [8]. In the VLSI implementation for reducing the truncation error with less area and delay, two's complement fixed-width booth multiplier is designed in [10]. An average error reduction is achieved by adding few logic gates to the multiplier. This paper is organized as follows: Chapter 2 explains the implementation of 4:2 exact and approximate compressor with dadda multiplier. Chapter 3 presents the proposed 5:2 exact compressor with dadda multiplier. In Chapter 4 results and discussions are clearly manifested. Chapter 5 illustrates the application part. Finally, Chapter 6 concludes the paper.

## II. DESIGN OF 4:2 EXACT AND APPROXIMATE COMPRESSOR

### A. Exact 4:2 compressor

Basically the compressor is widely used to speed up the process and reduce the partial product stages during the multiplication. The main goal of exact compressor is to provide an accurate output with higher power consumption, delay and high area requirement. The general block diagram for 4:2 exact compressor is shown in Fig 1. Here  $X_1, X_2, X_3, X_4$  are four inputs and sum, carry are the output of the compressor. Carry input ( $C_{in}$ ) and Carry output ( $C_{out}$ ) are the carry bit which is coming from the previous compressor and the next compressor respectively.




Figure 1. Block diagram for Exact 4:2 compressor

In this compressor, four inputs and sum bit have the same weight and carry output has one binary bit with higher significance. Whenever the 4:2 compressor receives an input ( $C_{in}$ ) from the previous compressor with one binary bit in lower significance then it produces the output ( $C_{out}$ ) to the next compressor with higher significance. In the existing system, 4:2 exact compressor is designed by two different implementations,

- i) Exact compressor design using Full Adder
- ii) Exact compressor design using XOR-XNOR module with a multiplexer




Figure 2. Implementation of 4:2 compressor by FA

The exact compressor is commonly implemented by series connection of two Full Adder (FA) blocks. It calculates a sum value with same order to the next stage and carry has one order higher in the next stage. The implementation of exact compressor with FA is shown in Fig 2. The outputs of exact compressor design using Full Adder are obtained by the following equations,

$$\begin{aligned} \text{Sum} &= X_1 \oplus X_2 \oplus X_3 \oplus X_4 & (1) \\ C_{out} &= (X_1 \oplus X_2) X_3 + \overline{(X_1 \oplus X_2)} X_1 & (2) \\ \text{Carry} &= (X_1 \oplus X_2 \oplus X_3 \oplus X_4) C_{in} + \overline{(X_1 \oplus X_2 \oplus X_3 \oplus X_4)} X_4 & (3) \end{aligned}$$




Figure 3. Implementation of 4:2 compressor by XOR with MUX

The XOR-XNOR module is denoted by XOR\*, it produces XOR and XNOR signals simultaneously. From the XOR\* output, the multiplexer selects input based on the selection line or enable as an output. The output is calculated by,

$$\begin{aligned} \text{Sum} &= X_1 \oplus X_2 \oplus X_3 \oplus X_4 & (4) \\ C_{out} &= (X_1 \oplus X_2) C_{in} + X_1.X_2 & (5) \\ \text{Carry} &= (X_1 \oplus X_2 \oplus X_3 \oplus X_4) C_{in} + \overline{(X_1 \oplus X_2 \oplus X_3)} X_4 & (6) \end{aligned}$$

The truth table of the exact compressor with two different implementations are shown in Table 1.

Table 1: Truth table of the exact 4:2 compressor

$C_{in}$	$X_4$	$X_3$	$X_2$	$X_1$	$C_{out}$	Carry	Sum
0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	1
0	0	0	1	0	0	0	1
0	0	0	1	1	1	0	0
0	0	1	0	0	0	0	1
0	0	1	0	1	1	0	0
0	0	1	1	0	1	0	0
0	0	1	1	1	1	0	1
0	1	0	0	0	0	0	1
0	1	0	0	1	0	1	0
0	1	0	1	0	0	1	0
0	1	0	1	1	1	0	1
0	1	1	0	0	0	1	0
0	1	1	0	1	1	0	1
0	1	1	1	0	1	0	1
0	1	1	1	1	1	1	0
1	0	0	0	0	0	0	1
1	0	0	0	1	0	1	0
1	0	0	1	0	0	1	0
1	0	0	1	1	1	0	1
1	0	1	0	0	0	1	0
1	0	1	0	1	1	0	1
1	0	1	1	0	1	0	1
1	0	1	1	1	1	1	0
1	1	0	0	0	0	1	0
1	1	0	0	1	0	1	1
1	1	0	1	0	0	1	0
1	1	0	1	1	1	1	0
1	1	1	0	0	0	1	1
1	1	1	0	1	0	1	1
1	1	1	1	0	0	1	1
1	1	1	1	1	1	1	0
1	1	1	1	1	1	1	0
1	1	1	1	1	1	1	1

**B. Design of Approximate 4:2 Compressor**

The 4:2 approximate compressor is designed by two different design provides improved performance compared to an exact compressor in terms of delay, power consumption and transistor count.

**i. Design-1 Approximate 4:2 Compressor**

The design-1 approximate 4:2 compressor is implemented by making the following modifications in the exact compressor truth table.




Figure 4. Block diagram for Design-1 approximate 4:2 compressor

In the Exact compressor truth table, out of 32 states 24 has same value in  $C_{in}$  and Carry. So,

$$\text{Carry}' = C_{in} \tag{7}$$

By reducing the sum value to 0, it produces the approximate outputs that are similar to the exact outputs.

$$\text{Sum}' = \overline{C_{in}} (X_1 \oplus X_2 + X_3 \oplus X_4) \tag{8}$$

This approximate  $C_{out}$  value reduces the error distance given by approximate carry and sum.




Figure 5. Gate level implementation of Design-1 approximate 4:2 compressor

Table 2: Truth table of Design-1 approximate 4:2 compressor

C <sub>in</sub>	X <sub>4</sub>	X <sub>3</sub>	X <sub>2</sub>	X <sub>1</sub>	C <sub>out</sub> '	Carry'	Sum'	Difference
0	0	0	0	0	0	0	1	1
0	0	0	0	1	0	0	1	0
0	0	0	1	0	0	0	1	0
0	0	0	1	1	0	0	1	-1
0	0	1	0	0	0	0	1	0
0	0	1	0	1	1	0	0	0
0	0	1	1	0	1	0	0	0
0	0	1	1	1	1	0	1	0
0	1	0	0	0	0	0	1	0
0	1	0	0	1	1	0	0	0
0	1	0	1	0	1	0	0	0
0	1	0	1	1	1	0	1	0
0	1	1	0	0	0	0	1	-1
0	1	1	0	1	1	0	1	0
0	1	1	1	0	1	0	1	0
0	1	1	1	1	1	0	1	-1
1	0	0	0	0	0	1	0	1
1	0	0	0	1	0	1	0	0
1	0	0	1	0	0	1	0	0
1	0	0	1	1	0	1	0	-1
1	0	1	0	0	0	1	0	0
1	0	1	0	1	1	1	0	1
1	0	1	1	0	1	1	0	1
1	0	1	1	1	1	1	0	0
1	1	0	0	0	0	1	0	0
1	1	0	0	1	1	1	0	1
1	1	0	1	0	1	1	0	1
1	1	0	1	1	1	1	0	0
1	1	1	0	0	0	1	0	-1
1	1	1	0	1	1	1	0	0
1	1	1	1	0	1	1	0	0
1	1	1	1	1	1	1	0	-1

ii. Design-2 Approximate 4:2 Compressor

The design-2 approximate 4:2 compressor is designed in such a way that, the performance of the design which reduces error rate than a design-1 compressor.




Figure 6. Block diagram for design-2 approximate 4:2 compressor

In this design, Carry and C<sub>out</sub> have same weight. Thus the Carry and C<sub>out</sub> value from the design-1 approximate compressor is interchanged.

$C_{out}' = C_{in}$  (10)

$Carry' = \overline{(X1.X2 + X3.X4)}$  (11)

Whenever C<sub>in</sub> value is 0, it reflects C<sub>out</sub> value also 0 in all stages while considering equation(10).Therefore C<sub>in</sub> and

C<sub>out</sub> both can be ignored from the design. By substituting C<sub>in</sub> = 0 in design-1 approximate sum equation,  
 $Sum' = \overline{(X1 \oplus X2 + X3 \oplus X4)}$  (12)





Figure 7. Gate level implementation of Design-2 approximate 4:2 compressor

Table.2 Truth table of Design-2 approximate 4:2 compressor

X <sub>4</sub>	X <sub>3</sub>	X <sub>2</sub>	X <sub>1</sub>	Carry'	Sum'	Difference
0	0	0	0	0	1	1
0	0	0	1	0	1	0
0	0	1	0	0	1	0
0	0	1	1	0	1	-1
0	1	0	0	0	1	0
0	1	0	1	0	1	0
0	1	1	0	0	1	0
0	1	1	1	0	1	0
0	1	0	0	1	0	0
0	1	0	1	1	0	0
0	1	1	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	1	0	0
1	0	1	1	1	0	0
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	1	0	0

C. Analysis of 8x8 Dadda Multiplier

The dadda multiplier is analyzed by four different schemes based on the compressor usage is shown in Fig 8.






Figure 8. Analysis of Dadda multiplier by (a) Multiplier-1 (b) Multiplier-2 (c) Multiplier-3 (d) Multiplier-4

- In Multiplier-1, Design-1 approximate compressor is used for all 4-2 compressors.
- In Multiplier-2, Design-2 approximate compressor is used for the 4-2 compressors.
- In Multiplier-3, Design-1 is used for LSB and exact compressor for MSB.
- In Multiplier-4, Design-2 is used for LSB and exact compressor for MSB.

**D. Applications**

This dadda multiplier with 4:2 approximate compressor is used to multiply two images with pixel by pixel. There are two major factors are considered to check the quality of the multiplied image. That are,

- Error Distance(ED)
- Peak Signal to Noise Ratio(PSNR)

Generally, the arithmetic distance between the actual output and error output is known by Error Distance(ED). The PSNR is defined by the ratio of signal power to the noise power. If the PSNR value is in average level, definitely the quality of the image will be improved. ED and PSNR are based on MSE(Mean Squared Error).

$$MSE = \frac{1}{mp} \sum_{i=0}^{m-1} \sum_{j=0}^{p-1} [I(i, j) - K(i, j)]^2 \tag{13}$$

$$PSNR = 10 \log_{10} \left( \frac{MAX_I^2}{MSE} \right) \tag{14}$$

where,

m,p - Image dimensions

I(i,j) - Exact value of each pixel

K(i,j) - Obtained value of each pixel

MAX<sub>I</sub> - Maximum value of each pixel

**III. PROPOSED SYSTEM**

The 5:2 compressor is a basic element for high speed and high accuracy multiplier which is shown in Fig 9. To reduce the partial products further during the multiplication process, the proposed two new 5:2 exact compressor is utilized instead of using 4:2 compressor.




Figure 9. Block diagram of 5:2 compressor

It has five primary inputs X<sub>1</sub>, X<sub>2</sub>, X<sub>3</sub>, X<sub>4</sub> and X<sub>5</sub> with equal weights and sum, carry are the output of the compressor. Carry input (C<sub>in</sub>) and Carry output (C<sub>out</sub>) are the bits which are coming from the previous compressor and the next compressor respectively. In this compressor, five inputs, C<sub>in1</sub> and C<sub>in2</sub> bits have the same weight with one binary bit in lower significance. It provides sum output with same weight as the inputs. Carry output, C<sub>out1</sub> and C<sub>out2</sub> has one binary bit with higher significance. All kinds of 5:2 compressor designs are satisfying the following fundamental equation.

$$X_1 + X_2 + X_3 + X_4 + X_5 + C_{in1} + C_{in2} = Sum + 2(Carry + C_{out1} + C_{out2}) \tag{15}$$

In the proposed system, exact 5:2 compressor is designed by the following two novel implementations.

- Design-1 exact 5:2 compressor by full adder
- Design-2 exact 5:2 compressor by XOR with Multiplexer

**A. Design-1 Exact 5:2 Compressor by Full Adder**

The exact 5:2 compressor is implemented by series connection of three Full Adder (FA) blocks. It calculates a sum value with same order to the next stage and carry has one order higher in the next stage. Similarly, both carry input and carry output has one bit higher in the next stage of the compressor. This implementation is shown in Fig 10.




Figure 10. Design-1 exact 5:2 compressor by FA

The outputs of design-1 exact 5:2 compressor design using Full Adder are obtained by the following equations,

$$Sum = X_1 \oplus X_2 \oplus X_3 \oplus X_4 \oplus X_5 \oplus C_{in1} \oplus C_{in2} \tag{16}$$

$$Carry = (X_1 \oplus X_2 \oplus X_3 \oplus X_4 \oplus X_5 \oplus C_{in1}) C_{in2} + (X_1 \oplus X_2 \oplus X_3 \oplus X_4 \oplus X_5 \oplus C_{in1}) X_5 \tag{17}$$

$$C_{out1} = (X_1 \oplus X_2) X_3 + (X_1 \oplus X_2) X_1 \tag{18}$$

$$C_{out2} = (X_1 \oplus X_2 \oplus X_3 \oplus X_4) C_{in1} + \frac{(X_1 \oplus X_2 \oplus X_3 \oplus X_4) X_4}{(X_1 \oplus X_2 \oplus X_3 \oplus X_4) X_4} \tag{19}$$

**B. Design-2 Exact 5:2 Compressor by XOR With Multiplexer**

The efficient implementation of exact 5:2 compressor is designed by XOR with a multiplexer. It has six XOR gates, three 2:1 multiplexers. XOR operation has been implemented over the input signals, Carry and C<sub>out</sub> signals are generated. XOR output from which the multiplexer selects input based on the selection line or enable as an output is shown in Fig 11.






Figure 11. Design-2 exact 5:2 compressor by XOR with MUX

The outputs of design-2 exact 5:2 compressor design using XOR with MUX are obtained by the following equations,

$$\text{Sum} = X_1 \oplus X_2 \oplus X_3 \oplus X_4 \oplus X_5 \oplus C_{in1} \oplus C_{in2} \quad (20)$$

$$C_{out1} = X_1 X_2 + (X_1 + X_2) X_3 \quad (21)$$

$$C_{out2} = (X_4 \oplus X_5) C_{in1} + (X_4 \oplus X_5) X_4 \quad (22)$$

$$\text{Carry} = ((X_1 \oplus X_2 \oplus X_3) \oplus (X_4 \oplus X_5 \oplus C_{in1})) C_{in2} + ((X_1 \oplus X_2 \oplus X_3) \oplus (X_4 \oplus X_5 \oplus C_{in1})) (X_1 \oplus X_2 \oplus X_3) \quad (23)$$

The exact 5:2 compressor using Full Adder(FA) and XOR with a multiplexer implementations has the same output value in terms of Sum, Carry, C<sub>out1</sub> and C<sub>out2</sub>.

Table 3: Truth table of exact 5:2 compressor

X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>	X <sub>4</sub>	X <sub>5</sub>	C <sub>in1</sub>	C <sub>in2</sub>	Sum	Carry	C <sub>out1</sub>	C <sub>out2</sub>
0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	1	0	1	0	0
0	1	0	1	1	0	0	1	0	0	1
1	0	0	0	1	1	0	1	0	0	1
1	1	0	0	0	1	1	0	1	1	0
1	1	0	0	1	1	1	1	1	1	0
1	1	0	1	0	0	1	0	1	0	1
1	1	1	0	1	1	1	0	1	1	1
1	1	1	1	0	0	1	1	0	1	1
1	1	1	1	1	1	1	1	1	1	1


There are lots of input combinations available in the 5:2 compressor, but the some of the input combinations are taken and output values are verified and it is listed in Table 3.

**C. Analysis of 8x8 Dadda Multiplier**

The dadda multiplier is analyzed by the proposed design-1 and design-2 exact 5:2 compressor is shown in Fig 12.



(a) Design-1 exact 5:2 Compressor



(b) Design-2 exact 5:2 Compressor

Figure 12. Analysis of Dadda multiplier

In Fig 12(a) design-1 exact 5:2 compressor is utilized for partial product reduction stages. Similarly, in fig 12(b) design-2 exact 5:2 compressor is used for the reduction process.

**D. Applications**

The proposed exact design-1 and design-2 5:2 compressors are used to multiply two images as pixel by pixel basis with high PSNR value than 4:2 compressor.

**IV. RESULTS AND DISCUSSION**

In this section the proposed two novel implementations of 5:2 exact compressor is designed and simulated by Modelsim software is given in Fig 13.

Multiplier X	51	179	243	170	29	51
Multiplier Y	204	170	243		175	204
Multiplier RESULT	0000000	0000000	0000000	41310	0075	10404
Multiplier R1	00000000	00000000	11110011	10101010	00011101	00000000
Multiplier R2	00000000	0110011	11110011	10101010	00011101	00000000
Multiplier R3	00110011	00000000			00011101	00110011
Multiplier R4	00110011	10110011	00000000		00011101	00110011
Multiplier R5	00000000	00000000	11110011	10101010	00000000	
Multiplier R6	00000000	10110011	11110011	10101010	00011101	00000000
Multiplier R7	00110011	00000000	11110011	10101010	00000000	00110011
Multiplier R8	00110011	10110011	11110011	10101010	00011101	00110011
Multiplier R11	000011000000	00111100000	001100010011	110001101010	0001111101	000010000000
Multiplier R12	0000000000	0000000011	00001100011	00110001010	0000001101	0010000000
Multiplier R13	0010000011	0000000000	0000000000	0000000000	0000110011	0000000011
Multiplier R14	0010000011	0000000011	11110001100	00101010100	0000000001	0010000011
Multiplier R15	0011001100	0010011010	1111001111	00101010000	00011101010	0010110010
Multiplier R21	00101110000000	1100101001100	00100010100111	00111100101110	000111000001101	00101110000000
Multiplier R22	000100011010010	000100010100001	11010101010001	10000011000000	000001011100011	00010001101010
Multiplier Ca	0010	0001	0001	0000	0000	0010
Multiplier Ca1	0000000000000000...	0000000000000000...	01111110001001100000...	10011010010000101000...	00000000001001111100...	00000000000000000000...
Multiplier CY	0001001110000000	0000000100000000	0001000101000110	0001111000000000	000011000000110	0001011110000000

(a)

Multiplier X	29	179	243	170	29	51
Multiplier Y	175	170	243		175	204
Multiplier RESULT	5075	00430	05049	41310	0075	10404
Multiplier R1	00011101	00000000	11110011	10101010	00011101	00000000
Multiplier R2	00011101	10110011	11110011	10101010	00011101	00000000
Multiplier R3	00011101	00000000			00011101	00110011
Multiplier R4	00011101	10110011	00000000		00011101	00110011
Multiplier R5	00000000	00000000	11110011	10101010	00000000	
Multiplier R6	00011101	10110011	11110011	10101010	00011101	00000000
Multiplier R7	00000000	00000000	11110011	10101010	00000000	00110011
Multiplier R8	0011101	10110011	11110011	10101010	00011101	00110011
Multiplier R11	000111110101	0101100000	001100010011	11001101010	000111111101	000010000000
Multiplier R12	0000000011	00001100011	00001100011	00110001010	0000001101	001000000000
Multiplier R13	0001011101	0001000000	0000000000	0000000000	0000111101	0000000000
Multiplier R14	0000000001	0000000001	11110001100	00101010100	0000000001	0010000001
Multiplier R15	0001110101	0011001101	1111001111	00101010000	00011101010	000110011100
Multiplier R21	000111000001101	11001110011100	00100010100011	00111100101110	000111000001101	0001011100000000
Multiplier R22	000010101100011	000100010100001	11010101010001	1000001100000000	000001011100011	00010001101010
Multiplier Ca	0000	0001	0001	0000	0000	0010
Multiplier Ca1	000000000000100...	0000000000000000...	01111110001001100000...	1001101001000000...	0000000000010000...	00000000000000000000...
Multiplier CY	0000000100000000	0000000100000000	0001000101000110	0001111000000000	000011000000110	0001011110000000


(b)

Figure 13. Output of dadda multiplier with 5:2 exact compressor by (a) Design-1 (b) Design-2


Then the dadda multiplier is analyzed based on area, power consumption and delay. These metrics are compared with existing exact 4:2 compressor is tabulated in Table 4.

Table.4 Comparison report


Parameters	Existing System					Proposed system	
	Exact 4:2 Multiplier	Approximate 4:2 Multiplier				Exact 5:2 Multiplier	
		Mul-1	Mul-2	Mul-3	Mul-4	Design-1	Design-2
Area	3146	1901	1602	2845	2599	1534	945
Power(mw)	59	52	47	59	56	45	25
Delay(ns)	4.123	4.123	3.433	3.334	4.123	4.655	11.465



(a)



(b)



(c)

Figure 14. Comparison charts for (a) Area (b) Power (c)Delay for existing and proposed system

After that the proposed exact 5:2 compressor with dadda multiplier is used to multiply images by pixel basis and the multiplication of images are processed by MATLAB software is shown in Fig 15.




(a)




(b)

Figure 15. Image Multiplication for (a) Example-1 (b)Example-2

Each and every pixel values in the input images are multiplied by dadda multiplier and every multiplied pixel values are obtained by Modelsim software is shown in Fig 16.



(a)



(b)

Figure 16. Multiplied value for each pixel on (a) Example-1 (b) Example-2

The quality of the multiplied image is analyzed using PSNR value. The proposed exact 5:2 compressor attains high PSNR value compared to the approximate 4:2 compressor and the results are given in Table 5.

Table.5 Comparison report for PSNR

PSNR	Existing System					Proposed system	
	Exact 4:2 Multiplier	Approximate 4:2 Multiplier				Exact 5:2 Multiplier	
		Mul-1	Mul-2	Mul-3	Mul-4	Design-1	Design-2
Example Image-1	48.13	5.27	3.66	18.48	17.27	48.13	48.13
Example Image-2	48.13	15.22	13.86	23.89	22.79	48.13	48.13

## V. CONCLUSION

Two novel implementations of exact 5:2 compressors have been proposed in this paper for analyzing the dadda multiplier based on given metrics for exact multiplication. From the simulation results, existing 4:2 exact compressor provides significant improvement in accuracy, 4:2 inexact compressor offers approximate output with less area, power, delay and ED. But these two new 5:2 exact compressor with dadda multiplier provides accurate output with less area, power consumption along with considerable delay than an 4:2 exact and approximate compressors. Also it gives high PSNR value in image multiplication process.

## REFERENCES

- [1] V. Gupta, D. Mohapatra, S. P. Park, A. Raghunathan, K. Roy, 'IMPACT: Imprecise adders for low-power approximate computing', Low Power Electronics and Design (ISLPED) 2011 International Symposium on. 1-3 August 2011.
- [2] Jinghang Liang, Student Member, Jie Han, Member, Fabrizio Lombardi, 'New Metrics for the Reliability of Approximate and Probabilistic Adders', IEEE transactions on computers, TC-2011-12-0946 December, 2011.
- [3] H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie, and C. Lucas, 'Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications', IEEE Transactions on Circuits and Systems—I: Regular Papers, Vol. 57, No. 4, pages 850-862, April 2010.
- [4] M. J. Schulte and E. E. Swartzlander, Jr., 'Truncated multiplication with correction constant', VLSI Signal Processing VI, pages. 388–396, 1993.
- [5] P. Kulkarni, P. Gupta, and MD Ercegovic, 'Trading accuracy for power in a multiplier architecture', Journal of Low Power Electronics, vol. 7, no. 4, pages 490-501, 2011.
- [6] J. Gu, C. H. Chang, 'Ultra Low-voltage, low-power 4-2 compressor for high speed multiplications', in 36th IEEE Int. Symp. Circuits Systems, Bangkok, Thailand, May 2003.
- [7] Z. Wang, G. A. Jullien, and W. C. Miller, 'A new design technique for column compression multipliers', IEEE Trans. Comput., vol. 44, pages. 962–970, August 1995.
- [8] D. Radhakrishnan and A. P. Preethy, 'Low-power CMOS pass logic 4-2 compressor for high-speed multiplication', in Proc. 43rd IEEE Midwest Symp. Circuits Syst., vol. 3, 2000, pages. 1296–1298.
- [9] M. Margala and N. G. Durdle, 'Low-power low-voltage 4-2 compressors for VLSI applications', in Proc. IEEE Alessandro Volta Memorial Workshop Low-Power Design, 1999, pages. 84–90.
- [10] Baran, Dursun, Mustafa Aktan, and Vojin G. Oklobdzija, 'Energy efficient implementation of parallel CMOS multipliers with improved compressors', Proc. of the 16th ACM/IEEE international symposium on Low power electronics and design. ACM, 2010.

## Authors Profile



**K. Banu Priya** received the **B.E.** degree in Electronics and Communication Engineering from Karpagam Institute of Technology, Coimbatore, Anna University, Chennai, India, in 2014. Currently doing **M.E.** in Electronics and Communication Engineering (VLSI DESIGN) in Avinashilingam

University for Women, Coimbatore, India. Her research interest includes VLSI Design, Image processing, Digital circuits.



**Dr. R. Sudarmani** received the **B.E.** degree in Electronics and Communication Engineering from Kongu Engineering College, Perundurai, Erode, India in 1997. She got her **M.E.** in Electronics and Communication Engineering (Applied Electronics) in Karunya Institute of Technology, Anna University, Chennai, India, in 2005. She completed her **Ph.D** in

Information and Communication Engineering from Anna University, Chennai, Tamil Nadu, India in the year of 2014. Her research interest includes Sensor Networks, Image processing, Wireless sensor networks.