

FPGA Based,Vertically Partitioned Ternary ContentAddressable Memory Using SRAM Cell

Preeti Singh

ME Scholar, ECE, NITTTR, Chandigarh

Rajesh Mehra

Associate Professor, ECE
NITTTR, Chandigarh

Abstract—Ternary content addressable memory TCAM is a kind of semiconductor memory that operates for determining a match between received search data and stored data in TCAM bitcells. These memories performs very high speed lookup operations, but when compared to conventional RAM technology,TCAM circuitry suffers from certain limitations such as low access time, low storage capacity, circuit complexity and much high cost. So, this paper adopts an idea of implementing TCAM functionality by using basic RAM cell. To offer more significant table entries a partitioning technique called vertical partitioning of conventional TCAM table is done and then, search algorithm is applied to perform a match operation. In this paper a 16X16 size of SRAM based TCAMmemory is implemented on Altera Quartus II software and results are simulated using modelsim to verify its functionality.

Index terms: TCAM, SRAM, VERTICAL PARTITIONING (VP), APT, BPT, APTAG.

I.INTRODUCTION

Ternary content-addressable memory (TCAM) is a dedicated high-speed memory device that searches its entire data in a single clock cycle .The term “ternary” refers its capability to store and query data using three different inputs: 0, 1 and don't care (X). Ternary content addressable memory (TCAMs) executes very high-speed search operation in a deterministic time [1]. A conventional TCAM cell circuitry consists of a bit storage unit and a comparison unit. A pair of memory cell is used in bit storage unit for holding stored data and comparison circuitry works for compared an input word against pre stored data.[2,3].Ternary content addressable memory (TCAM) memory can be seen as an extension of random access memory (RAM) but dissimilar to RAM. Stored data is accessed by the contents in TCAM rather than by memory address as in SRAM andmatch location is sent on output line [4,5].Since TCAM can store don't care state (X), which can be matched to both 0 and 1 during a comparison operation, so multiple matches may occur. In a typical search operation an input searchkey is compared in contrast to all the stored words

in parallel and returns the address of the best matches [6]. These days TCAMs are used in parallel and returns the address of the bestin

parallel and returns the address of the best matches [6].These days TCAMs are used in various applications such in IP networking, microprocessors, real-time matching applications, compression,virus-detection, intrusion-detection systems, gene pattern searching in bioinformatics, and image processing etc. [7]. But most important application of TCAM is in network routers where to compare the destination address of incoming IP packet against the stored addresses and forward the packet to the appropriate output port with very high speed.There are various research works available on FPGA implementation [8,9], some of the relates research is explained here.

An area efficient stacked TCAM cell for fully parallel search is discussed in [10]. This paper proposed a TCAM cell that consists of a pair of memory elements connected to an associated pair of comparisoncircuits, which are interconnected so as to be disposed substantially vertically in active NMOS and active PMOS layers. On the basis of previous literature [11] TCAM array uses a hybrid partitioning (HP) of the conventional TCAM table to buildmemory architecture of TCAM.It breaks a conventional TCAM table into columns, vertical partitions (VP) and rowscalled horizontal partitions (HrP) that result into number of TCAM subtables. Developing a hybrid typeTCAM design decouple all the CAM cells from the match line, and provide a fast path to accelerate the search operation.

Novel memory architecture, named Z-TCAM, which joints the TCAM functionality with SRAM is proposed in [12]. Two designs for Z-TCAM of sizes 512×36 and 64×32 have been implemented on Xilinx Virtex-7.Search latency for each design is three clock cycles. Each TCAM subtable is given a name as hybrid partition and the collective partitioning scheme (vertical and horizontal) is called HP. The role of verticalpartitioning (VP) part of HP is to divide TCAM word of dbits into msubwords, where each sub word is of w bits.Hybrid partitioning spanning the same addresses ranges.A method of implementing classification TCAM functionality using primarily RAM is discussed in [13]. This method provides significant table entries in a given area, or significantly less area for a given table size than the conventional ternary CAMs.

II.VP SRAM-BASED TCAM

VP-SRAM based TCAM represents a SRAM based Implementation of TCAM with vertical partitioning of conventional TCAM table. Hereestablishinga table partitioning concept in a conventional TCAM table for attaining practical alternative in the form of VP SRAM-based TCAM. Vertical partitioning technique logically dissects a conventional TCAM table into ‘k’ number of columns to forms ‘k’ number of TCAM sub-tables. These TCAM sub tables are then further processed by applying a data mapping scheme in each TCAM subtableto be stored in their correspondingSRAMblocks. This partitioning technique divides a TCAMinput word of width ‘W’ into ‘k’ sub-words, each of w bitsto store into ‘k’ subtables[13].




Fig 1. Vertical partitioning.

TCAM Architecture:Fig 1showing a conceptual view of partitioning scheme. Its main components includes ‘k’ Bit Position Tables (BPTs), ‘k’ Address Position Tables (APTs), ‘k’ APT Address Generators (APTAGs), Priority Encoder (PE), and AND operation. BPTs and APTs are constructing from SRAM.In a BPT, 2^w bits of memory are grouped into 2^{w-p} rows; with each row having a 2^p number of bits. Each row is assign with a value called Last Index (LI).The length of last index value is $w+1$ bit and it is always initialized by a minus one value.The ‘w-p’ high order bits of input sub-word are used to find out a specific row in BPT, thus acting as an address.This address is named as BPT Address (BPTA) that Indicate a particular bit position in the selected row.A conceptual view of each vertical partitioning is shown in figure two where k represents number of vertical partitions. In BPT ‘p’ that forms lower order bits, is called as Bit Position Indicator (BPI)of the input sub-word and these bits are used to indicate a particular bit position in the row selected in a TCAM subtable. If the bit position point out by BPI is high, then it means that the input sub-word is present in that particular subtable otherwise not. APTAG generates an address known as APT Address (APTA) that is used to index a row in APT[13].

APTAG consists of a 1’s counter and adder circuit. The 1’s counter calculates the number of 1’s in the selected row of BPT up to the indicated bit position and then forwards this information to adder. The adder then adds the output of the 1’s counter and Last index value of the selected row. The proposed TCAM borrows the concept of BPT and APTAG from [14]. The size of each APT is $2^w * N$ where 2^w denotes number of rows and ‘N’ is the number of bits in each row where each bit denotes an address position.




Fig. 2. Architecture of VP TCAM[13]




Fig. 3. BPT Architecture




Fig. 4. APT Architecture

III.TCAM Search Operation




Fig 5:Flow chart of Search Phase

The first part of operation is data mapping phase. In this phase vertical (column-wise) partitioning of a conventional TCAM table is done into TCAM sub-tables, which are then further extended into their binary counterparts and handled in such a way that every sub-word in all divisions is mapped to its corresponding bit in its equivalent BPT and original address (s) of the sub-word are mapped to its corresponding bit (s) in the corresponding APT. In second phase, of the operation an input word is applied and its MA, if exists, is sent to output. The proposed TCAM achieves search operation in a vertical partitioned is shown in fig. 6 flow diagram.

IV.SYNTHESIS RESULTS

The overall memory architecture is modeled using VHDL in Altera Quartus II 8.0sp1 software and the simulation of the design is performed using Modelsim SE 6.5 to verify the functionality of the design. Each of the modules are designed using partitioned architecture consists of BPT, APT, APTAG and priority encoder. First a 16 bit data word 1000011110000111 is applied as input. For two vertical partitions it is divided into two, 8 bit sub-words, 8 bit BPT and APT is constructing to store 64 bit entries. Which generate activation signal to indicate whether a match or mismatch occur in that partition. The internal signals are analyze individually to generate a PMA and MA. Fig 6 shows the Modelsim simulated results for a given 16 bit input that is 1000011110000111. The given input is divided into two subwords and applied to their BPTs. From these subwords BPI and BPTA values give the last index for activated bit position that is further transfer to APTAG. APTAG generated outputs are 4 & 6 corresponds to APT 1 & 2 gives values 0001000010000000 & 0000000010000000. AND product of these two gives final match address that is 8 in this case.




Fig 6. Simulated Results of VP-TCAM

Fig 7 shows RTL schematic for designed circuit. Here we have designing the digital circuit of TCAM using hardware description language,

so the design is engineered at a higher level of abstraction than transistor level or logic gate level. In HDLs declares the registers and describes the combinational logic by using constructs that are familiar from programming languages such as if-then-else and arithmetic operations. This level is called *register-transfer level*. The term refers to the fact that RTL focuses on describing the flow of signals between register.




Fig 7.RTL Schematic of VP-TCAM

Table 1. Shows the synthesis results of VP-TCAM on Quartus Altera II software. Selected device family is Cyclone III, EP3C5F256C6. Device utilization summary includes the number of LUTs required to construct the design, power consumption and delay. Table 2 and Fig 8 Shows the comparison of simulated results with existing TCAM technique.

Table 1.Device Utilization Summary

Memory Dimensions : 16X16				
Device Family Selected: Cyclone III:EP3C5F256C6				
# of partitions	Method	# of LUTs	Delay (ns)	Power (mw)
k=2	VP-TCAM	106/5136 (2%)	10.583	61.37

Table 2.Comparison with Existing Technique

Memory Dimensions 16X16				
Case(L,k)	Method	# of LUTs	Delay (ns)	Power (mW)
(2,2)	HP-TCAM[15]	126	14.361	115.04
	P-TCAM[15]	138	18.199	115.13
	B-TCAM[15]	69	19.337	110.62
k=2	VP-TCAM	106	10.583	61.37

All the techniques shown in Table 2 are SRAM based and layered. P-TCAM that is parity bit based TCAM, B-TCAM that is Bank selection technique based TCAM and HP-SRAM based TCAM that is hybrid partitioned TCAM all uses hybrid structure. Only VP SRAM based TCAM is single layer techniques. L in the figure shows the number of layers and k shows the number of vertical partitions. Synthesis results of proposed VP-TCAM are compared with exiting TCAM based technique. Maximum numbers of LUTs are used in P-TCAM technique, largest delay is observed in B-TCAM where as the largest power consumer is P-TCAM technique. So, the designed VP-TCAM gives improved performance.




Fig 8.Comparison Graph.

V. CONCLUSION

In this paper, we worked on VP SRAM-based TCAM. On the basis of result analysis it can be said that the memory size dependent on number of vertical partitions and also on the dimensions of the conventional TCAM. In general, size of VP SRAM-based TCAM increases as number of bits in sub-word increases or alternatively when

number of vertical partitions reduced. The results shows that the VP SRAM based TCAM is better in terms of power consumption, delay and number of LUTs compared to all other techniques except the LUT utilization in Bank selection (B-TCAM) Technique.

REFERENCES

- [1] Zahid Ullah, Manish Kumar Jaiswal and Ray C. C. Cheung, "E-TCAM: An Efficient SRAM-Based Architecture for TCAM," *Circuits Syst. Signal Process*, New York: Springer Science+Business Media, 2014, pp. 3123–3144.
- [2] MadianSomasundaram, "Circuits to generate sequential index for an input number in a predefine list of numbers," U.S. Patent 7,155,563 B1, Dec.26, 2006.
- [3] PrashantUpadhyay, Mr. Rajesh Mehra, Niveditta Thakur, "Low Power Design of an SRAM Cell for Portable Devices," *Int'l Conf. on Computer & Communication Technology*, pp.255-259, 2010.
- [4] PrashantUpadhyay, Rajesh Mehra, Low Power Design of 64-bits Memory by using 8-T Proposed SRAM Cell, "International journal of Research and Reviews in Computer Science," pp.168-172, 2010.
- [5] L. Frontini, S. Shojaii, A. Stabile, V. Liberali, "A new XOR-based content addressable memory architecture," *IEEE International Conference on Electronics, Circuits and Systems*, 2012, pp.701–704.
- [6] N. Mohan, W. Fung, D. Wright, M. Sachdev, "Design techniques and test methodology for low-power TCAMs," *IEEE Trans. Very Large Scale Integr. Syst.*, vol. 14, no. 6, pp. 573–586, 2006.
- [7] P. Mahoney, Y. Savaria, G. Bois, P. Plante, "Parallel hashing memories: an alternative to content addressable memories," *3rd International IEEE-NEWCAS Conference*, pp. 223–226, 2005.
- [8] Rajesh Mehra, RupinderVerma "Area Efficient FPGA Implementation of Sobel Edge Detector for Image Processing Applications," *International Journal of Computer Applications*, vol.56, no.16, pp.7-11.2012.
- [9] ShaminderKaur, Rajesh Mehra, "FPGA Implementation of OFDM Transceiver using FFT Algorithm," *International Journal of Engineering Science and Technology (IJEST)*, vol. 4, no.04, 1532-1537, 2012.
- [10] D.E. Taylor, "Survey and taxonomy of packet classification techniques," *Tech. Rep. ACM Comput. Surv.* 46, 2004, pp.3.
- [11] Yen-Jen Chang, Yuan-Hong Liao, "Hybrid Type Cam Design for both Power and Performance Efficiency," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 16, no. 8, pp.965-974, August 2008.
- [12] Zahid Ullah, Kim Igon, SanghyeonBaeg, "Hybrid Partitioned SRAM-Based Ternary Content Addressable Memory," *IEEE Transaction on Circuits and Systems*, vol. 59, No. 12, pp.2969-2979, December 2012.
- [13] Zahid Ullah, Manish K. Jaiswal and Ray C. C. Cheung, "Z-Tcam: A Sram Based Architecture for TCAM," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 23, no. 2, pp.402-406,

February 2015.

[14]

MadianSomasundaram, "Memory and power efficient mechanism for fast table lookup," U.S. Patent 7,296,113 B2, Nov. 13, 2007.

[15] R. Sindhu, R.Vijayabhasker, "B-TCAM: An Efficient Bank SelectionBased TCAM Architecture," *International Journal of Advanced Research Trends in Engineering and Technology (IJARTET)* vol. 2, Issue 2, 2015, pp-23-28.

Authors Profile



Ms. Preeti Singh: Ms. Preeti is currently pursuing her ME degree from National Institute of Technical Teachers' Training & Research, Chandigarh, India. She has received her bachelor degree of technology from Harcourt Butler Technological Institute, Kanpur, India in 2007. Ms Preeti has 6 years of teaching and industrial experience.



Dr. Rajesh Mehra: Dr. Mehra is currently associated with Electronic Communication Engineering Department of National Institute of Technical Teachers' Training Research, Chandigarh, India since 1996. He received his Doctor of Philosophy in Engineering Technology from Panjab University, Chandigarh, in 2015. Dr. Mehra received his Master of Engineering from Panjab University, Chandigarh, India in 2000 Bachelor of Technology from NIT, Jalandhar, in 1994. Dr. Mehra has 20 years of academic and industrial experience. He has more than 250 papers in his name which are published in refereed International Journals and Conferences. Dr. Mehra has 55 ME thesis credit. He has also authored one book on PLC SCADA. His research areas are Advanced Digital Signal Processing, VLSI Design, FPGA System Design, Embedded System Design, and Wireless & Mobile Communication. Dr. Mehra is member of IEEE and ISTE.