

A Novel Design of Encoder for Cyclic code Using Reversible Logic Gates

¹Shashank Kumar Singh, ²Bijoy Kumar Mandal, ³Supravat Mondal

¹ECE Department, ^{2,3}CSE Department

^{1,2,3}NSHM Knowledge Campus, Durgapur, India

shashank.singh@nsh.com, writetobijoy@gmail.com, supravat.mondal@nsh.com

Abstract-The Reversible logic synthesis technique is most important part of the long-term future of computing due to its low power dissipating characteristic. In recent years, reversible logic circuits have attracted considerable attention in improving some fields like nanotechnology, quantum computing, cryptography, optical computing and low power design of circuits due to its low power dissipating characteristic. In this paper we proposed the design of Encoder for cyclic code which uses reversible gates and derived quantum cost, constant inputs, garbage output and number of gates to implement it.

Key words: Reversible logic gate, Cyclic Code, Constant input, Garbage output, Delay.

I. INTRODUCTION

Land Auer states that the loss of one bit of information dissipates $KT \ln 2$ joules of energy, where K is the Boltzmann constant and T is the absolute temperature at which the operation is performed [1]. At room temperature the heat dissipation due to loss of one bit of information is very small but not negligible. This computation procedure is irreversible. Further Bennett, showed that one can avoid $KT \ln 2$ joules of energy dissipation from the circuit if input can be extracted from output and it would be possible if and only if reversible gates are used [2]. Research is going on in the field of reversible logic and a good amount of research work has been carried out in the area of reversible combinational logic. However, there is not much work in the area of sequential circuit like flip-flops and counters. A counter, by function, is a sequential circuit consisting a set of flip-flops connected in a suitable manner to count the sequence of the input pulses presented to it in digital form [10]. In Synchronous counters the flip-flops are clocked at the same time by a common clock pulse. This paper proposes a novel design of 3-bit Gray Code counter using reversible logic gates.

II. BASIC CONCEPTS

This section explains some basic concepts of reversible gates and quantum circuits which are as follows:

A. Reversible Logic Function

It is an n -input n -output logic function in which there is a one-to-one correspondence between the inputs and the outputs, i.e. not only the outputs can be uniquely determined from the inputs, but also the inputs can be recovered from the outputs. [6] This prevents the loss of information which is the root cause of power dissipation in irreversible logic circuits. Energy dissipation can be reduced or even eliminated if computation becomes Information-lossless. The reversible logic circuits must be constructed under two main constraints. They are:

- Fan-out is not permitted.
- Loops or feedbacks are not permitted

Quantum logic gates have some properties as shown in “(1.1).”

$$\left. \begin{aligned} V \times V &= NOT \\ V \times V^+ &= V^+ \times V = I \\ V^+ \times V^+ &= NOT \end{aligned} \right\} \quad (1.1)$$

Any reversible logic gate (circuit) is realized by using mentioned gates above, NOT and FG gates. The properties above show that when two V gates are in series they will behave as a NOT gate. Similarly, two V^+ gates in series also function as a NOT gate. A V gate in series with V^+ gate, and vice versa, is an identity.

B. Garbage Output

This refers to the number of unused outputs present in a reversible logic. A garbage output is an output that is needed to change an irreversible gate to a reversible one and are not used to the input to the other gates

C. Quantum Gate

Quantum gates are reversible and based on quantum computing. For realizing 1×1 and 2×2 quantum gates we can use quantum technique. Since bigger quantum gates

Like 3x3, 4x4 etc. cannot be realized by quantum technique directly, 1x1 and 2x2 quantum gates are used for realizing this bigger quantum gates.

D. Quantum Cost

This refers to the cost of the circuit in terms of the cost of a primitive gate. The quantum cost of a reversible gate is the number of 1x1 and 2x2 reversible gates or quantum gates required in its design. The quantum costs of all reversible 1x1 and 2x2 gates are taken as unity. Since every reversible gate is a combination of 1 x 1 or 2 x 2 quantum gate, so the quantum cost of a reversible gate can be calculated by counting the numbers of NOT, Controlled-V, Controlled-V+ and CNOT gates used.[3],[14]

E. Reversible Gate

A gate with equal number of input and output in which input and output have one-to-one mapping. This helps to determine the outputs from the inputs and also the inputs can be uniquely recovered from the outputs. If the input vector of a reversible gate is denoted by $I_v = (I_1, I_2, I_3, I_k)$, the output vector can be represented as $O_v = (O_1, O_2, O_3, O_k)$. A reversible gate can be represented as $K \times K$ in which the number of input and output is K .

F. Feynman Gate (Cnot Gate)

The Feynman gate (FG) or the Controlled-NOT gate (CNOT) is a 2-input 2-output reversible gate having the mapping (A, B) to (P = A, Q = A ⊕ B) where A, B are the inputs and P, Q are the outputs, respectively. [5].

Since it is a 2x2 gate, it has a quantum cost of 1. "Fig. 1" and "Fig. 2" shows the block diagram and quantum representation of the Feynman gate. "Fig. 3" and "Fig. 4" Shows the block diagram and quantum representation of Double Feynman Gate respectively. Quantum cost of DFG is 2 as it needs two CNOT gate to implement it.




Fig. 1. 2X2 Feynman




Fig. 2. Quantum representation of Feynman




Fig. 3. Double Feynman Gate




Fig. 4. Quantum Representation of DFG

G. SAM Gate

Input vector I_v and Output vector O_v are represented as $I_v = (A, B, C)$ and $O_v = (P = \bar{A}, Q = \bar{A}B \oplus \bar{A}C, R = \bar{A}C \oplus AB)$ and respectively. The block diagram of 3x3 SAM gate is shown in "Fig. 5" and its quantum representation is shown in "Fig. 6". The quantum cost of SAM gate is 4. [4], [9]




Fig. 5 Block diagram of 3x3 SAM Gate




Fig. 6 Quantum representation of SAM gate.

If we give 0 to 3rd input then we get NOT of 1st input in 1st output, OR of 1st and 2nd inputs in 2nd output and AND of 1st and 2nd inputs in 3rd output. This operation is shown in “Fig. 7”. So this gate can be used as two input universal gate.




Fig. 7. SAM as NOT, OR and AND.

The Characteristic equation of D Flip-Flop is $Q_{n+1} = \overline{CLK}.Q_n + CLK.D$ “Fig. 8” shows the D flip-flop implementation by using SAM and DFG gate. Quantum cost of this D Flip-Flop implementation is 6. [7]- [8] [11]- [13]




Fig.8. D Flip-Flop

H. Encoder for Cyclic Code

A binary Code is said to be cyclic if it exhibits linearity and cyclic property. The encoder for an (n,k) cyclic code is shown as in fig.10. This encoder is useful for generating the systematic cyclic codes. The symbols used in the block diagram of the encoder are as shown in fig.9.




Fig. 9. Symbols used in the block diagram of the encoder of cyclic code.




Fig. 10. Encoder for an (n,k) cyclic code

Working operation of the encoder:

The flip-flops (F/F) of Fig 10 are used to construct a shift register. Operation of all these flip-flops is governed by an external clock, which is not shown in Fig. 10. The flip-flop contents will get shifted in the direction of the arrow corresponding to each clock pulse. The feedback switch is closed and the output switch is connected to the message input. All the flip-flops are initially at zero state. First k message bits are shifted to the transmitter and also shifted into the shift register. After shifting the k message bits, the shift register will contain (n-k) parity or check bits. Therefore, after shifting the k message bits, the feedback switch is open circuited and the output switch is now connected to parity bit position. Now with every shift, the parity bits are transmitted over the channel. Thus this encoder generates the code words in the format as shown in Fig. 11.




Fig. 11. Format of code word

The encoder thus performs the division operations and generates the remainder. The remainder is nothing but the parity bits. When all the message bits are shifted out, but remains inside the shift register is remainder. The encoder also consists of mod-2 adds. The output of the coefficient multipliers i.e. g_1, g_2, \dots etc. are added to the flip-flop outputs to generate the parity bits.

III. PROPOSED WORK

In this paper we propose the design of the encoder for a (7, 4) cyclic hamming code generated by the generator polynomial, $G(p) = 1+p+p^3$.

On comparing $G(p) = 1+p+0p^2+p^3$ with $G(p) = 1+g_1p+g_2p^2+p^3$. We get the values of multiplier coefficients as $g_1=1$ and $g_2 = 0$. Thus the cyclic encoder for a (7, 4) cyclic Hamming code is shown in Fig. 12 by using reversible logic.

IV. RESULTS AND DISCUSSION

In the implementation of the encoder for a (7, 4) cyclic hamming code generated by the generator polynomial, $G(p) = 1+p+p^3$ we use Three SAM gate having Quantum cost (QC) of 4 and Three DFG gate having Quantum cost =2 and Two FG having QC of 1. Number of gates, constant inputs, garbage output and quantum cost are shown in Table-II.

Table II.

No of Gates	No. of constant input	No. of garbage output (G)	Quantum cost
8	6	7	20




Fig. 12. Proposed Design of the encoder for a (7, 4) cyclic hamming code generated by the generator polynomial, $G(p) = 1+p+p^3$

V. CONCLUSION

We have presented the basic concepts of multipurpose binary reversible gates. Such gates can be used in regular circuits realizing Boolean functions. This paper proposes designs of the encoder for a (7, 4) cyclic hamming code

generated by the generator polynomial, $G(p) = 1+p+p^3$. In this paper, we implement an encoder for a (7, 4) cyclic hamming code directly from reversible gates. Minimization of Quantum cost, garbage output and number of gate is a challenging one. Here in this paper the proposed designs are better in terms of quantum cost and garbage outputs. The

proposed design can have great impact in quantum computing. The proposed have the applications in cryptography, communication, information theory and coding etc.

VI. REFERENCES

1. Landauer, R., "Irreversibility and heat generation in the computing process", IBM J. Research and Development, vol. 5, pp. 183-191, 1961.
2. C.H. Bennett, "Logical Reversibility of Computation", IBM J. Research and Development, vol. 17, pp. 525-532, November 1973.
3. J.E Rice, "A New Look at Reversible Memory Elements", Proceedings International Symposium on Circuits and Systems (ISCAS) 2006, Kos, Greece, May 21-24, 2006, pp. 243-246.
4. Md. Selim AlMamun and Syed MonowarHossain. "Design of Reversible Random Access Memory." International Journal of Computer Applications 56.15 (2012): 18-23.
5. R. Feynman, "Quantum Mechanical Computers," Optics News, Vol.11, pp. 11-20, 1985.
6. Perkowski, M., A.Al-Rabadi, P. Kerntopf, A. Buller, M. Chrzanowska-Jeske, A. Mishchenko, M. Azad Khan, A. Coppola, S. Yanushkevich, V. Shmerko and L. Jozwiak, "A general decomposition for reversible logic", Proc. RM'2001, Starkville, pp: 119-138, 2001
7. M.-L.Chuang and C.-Y. Wang, "Synthesis of reversible sequential elements," ACM journal of Engineering Technologies in Computing Systems (JETC).Vol. 3, No.4, 1-19, 2008.
8. Laffifa Jamal, Farah Sharmin, Md. Abdul Mottalib and Hafiz Md. HasanBabu, Design and Minimization of Reversible Circuits for a Data Acquisition and Storage System, International Journal of Engineering and Technology Volume 2 No. 1, January, 2012.
9. Md. Selim Al Mamun and David Menville, Quantum Cost Optimization for Reversible Sequential Circuit, (IJACSA) International Journal of Advanced Computer Science and Applications, Vol. 4, No. 12, 2013.
10. Shashank K. Singh, H. Maity and A. Dey,"A novel design of MOD-8 synchronous UP/DOWN counter using Reversible gate", International Journal of Sceintific Research And Education, Vol. 2, Issue 9, pp. 1968-1976, sept. 2014.
11. H. Thapliyal and A. P. Vinod, "Design of reversible sequential elements with feasibility of transistor implementation" In Proc. the 2007 IEEE Intl. Symp. On Cir.and Sys., pages 625-628, 2007.
12. J. E. Rice, An introduction to reversible latches. The Computer journal, Vol. 51, No.6, 700-709. 2008.
13. M.S.A.Mamun and B. K. Karmaker," Design of Reversible Counter" International Journal of Advanced Computer Science and Applications (IJACSA), Vol. 5, No. 1, 2014

14. HimanshuThapliyal and NagarajanRanganathan, Design of Reversible Sequential Circuits Optimizing Quantum Cost, Delay, and Garbage Outputs, ACMJournalonEmerging Technologies inComputerSystems, Vol. 6, No. 4, Article 14, 2010.

Authors Profile



Shashank Kumar Singh received B.Tech. From Raj Kumar Goel Institute of Technology, Ghaziabad and M.Tech. From NIT Durgapur. He is presently working as an assistant professor in ECE dept. NSHM Knowledge Campus, Durgapur



Bijoy Kumar Mandal currently, associated with Computer Science and Engineering Department, Faculty of Engineering and Technology, NSHM Knowledge Campus – Durgapur, as an Assistant Professor. He is pursuing Ph.D. (Computer Science and Engineering) in NIT, Durgapur. He received M. Tech (CSE) from Jadavpur University, B.Tech from Govt. College of Engineering and Ceramic Technology and Diploma in Computer Science and Technology from Central Calcutta Polytechnic College. He has six years teaching experience. He published mre than 29 Research papers in international Journals and Conferences. He also published two books. He has more than 9 year's experiences



Supravat Mondal received BTech and MTech degree from KGEC/WBUT, West Bengal. He is presently working as an assistant professor in NSHM Knowledge Campus, Durgapur