Skip to content
IJAIST

IJAIST

  • Home
  • EDITORIAL BOARD
  • REVIEWER BOARD
  • PUBLICATIONS
    • 2012 ISSUES
    • 2013 ISSUES
    • 2014 ISSUES
    • 2015 ISSUES
    • 2016 ISSUES
    • 2017 ISSUES
    • 2018 ISSUES
    • 2019 ISSUES
    • 2020 ISSUES
    • 2021 ISSUES
    • 2023 ISSUES
  • For Authors
    • Format & Style
    • General instructions
    • References
    • Contributions
  • CALL FOR PAPERS
  • INDEXING
  • ONLINE SUBMISSION
  • CONTACT
2013 APRIL ISSUE 

Edge Encoding Technique for Reducing Noise and Power Consumption in a PLL

August 11, 2018 Editor IJAIAT 0 Comments
EdgeEncodingTechniqueforReducingNoiseandPowerConsumptioninaPLL

DOWNLOAD THIS PAPER HERE

File Description File size Downloads
pdf EdgeEncodingTechniqueforReducingNoiseandPowerConsumptioninaPLL 429 KB 713
  • ← High Performance Error Detection and Correction for Memory Applications using Majority Logic Decoder and Detector
  • Design of a Low Power Level-up Shifter in Multi Supply Voltage Design using MTCMOS Technique →

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Copyright © 2024 IJAIST. All rights reserved.
Theme: ColorMag by ThemeGrill. Powered by WordPress.