

# Operating The Sram Cell Architecture With The High Efficient And Reduced Memory Size

Ms.V.Suganyaa<sup>1</sup>, Ms.K.R.S.Deepa<sup>2</sup>

<sup>1</sup>Master of Engineering(VLSI DESIGN), ECE.

<sup>2</sup>Master of Engineering(VLSI DESIGN), ECE.

Karpagam University,coimbatore Tamil Nadu, India.

Ms.G.Vinothini<sup>3</sup>, Prof.M.Dharanikumar<sup>4</sup>

<sup>3</sup>Master of Engineering(VLSI DESIGN), ECE.

<sup>4</sup>Working as Assistant Professor, ECE,

Karpagam University,coimbatore, Tamil Nadu, India.

**Abstract --** In emerging embedded applications such as wireless sensor network, the key metric is minimizing energy dissipation rather than processor speeds. Minimum energy analysis of CMOS circuits estimate the optimal operating point of clock frequency, supply voltages, and threshold voltages. The minimum energy analysis shows that the optimal power supplies typically occur in sub threshold. New SRAM architecture is developed for the high efficient and reduced memory size structure that to be operate in the low power supply, improved throughput, reduced memory size, reduced leakage power and high performance. This be done in a Cadence Virtuoso tool of 180nm gpdk library function. A marginal bitline leakage compensation compensates for the bitline leakage current also reduced in this technique which becomes comparable to a read current at subthreshold supply voltages.

**Index Terms—**CMOS digital integrated circuits, CMOS memory circuits, coprocessors, design methodology, digital signal processors, leakage currents, logic design, subthreshold CMOS circuits.

## I. INTRODUCTION

Embedded static random-access memories (SRAMs) dominate the power consumption, area, performance, and yield of emerging portable electronic devices. These devices require low energy consumption to allow long operational lifetimes as they are often battery powered. The design of subthreshold SRAMs is popularly utilized because lowering the supply voltage can quadratically reduce the energy consumption [1]. However, as the supply voltage is below the transistor threshold voltage, the variability of SRAM increases severely in design and process parameters regarding proper ratio of device strengths [2]. Major sub threshold SRAM stability issues include process-induced device variation decreasing ION–IOFF ratio and threshold voltage random variation ( $\sigma V_T$ ) [3]. The standard 6T bit cell fails to perform reliable weak-inversion operations because of read-current-disturbance-induced static noise margin (SNM) degradation. Various more-than-6T bit cells were presented to address the read reliability issue, such as 8T bit cells [4], [5]. They added two transistors as the read buffer to isolate the storage node from the bitline, resulting in better read stability.

The soft-error problem becomes more critical for ultralow voltage SRAMs than super threshold SRAMs because the critical charge in storage node is

much less. As reported in [6], the soft-error rate increases by 18% for every 10% supply voltage reduction. In order to enhance subthreshold SRAMs' soft-error immunity, the bit-interleaving scheme is always preferred. It can spatially separate bits of a word in the row, and only simple single-bit error correction coding is needed. However, the read buffered 8T bit cell designed with the bit-interleaving scheme suffered from write-half-select disturbance. To solve the issue, an array architecture and circuits with 12% area overhead, compared to 8T SRAM design, were presented in [7]. The array architecture addressed the half-select problem by decoupling large bitline capacitance from half-selected cells. In [8], a fully differential 10T bit cell was presented for high read stability. Meanwhile, it can be designed with bit-interleaving scheme by vertical and horizontal wordlines. It required boosted wordline technique to maintain robust write operation. Recently, a fully differential 8T SRAM with a column-based dynamic supply scheme was presented in [9].

By utilizing different cell supply voltages for basic modes, it successfully separated the read/write/standby operations to allow it to be bit interleaved. In this brief, we propose a 9T bit cell with enhanced write ability by inserting a pass transistor into the cross-coupled inverter pair. To allow the bit-interleaving array scheme for 9T bit cells, two additional write wordlines (WWL/WWLb) are used. Some preliminary results were first presented in [10]. Advanced iso-area SRAM stability analysis and fabricated test chip experimental results are proposed in this work. The remainder of this brief is organized as follows: Section II describes the basic operations and layout considerations of our 9T bit cell. Advanced iso-area SRAM  $V_{min}$  analysis is discussed in Section III. Section IV shows the implementation of a 1-kb 9T SRAM with the bit-interleaving array scheme and the measurement results. The final section concludes this work.

## II. RELATED WORK

A. Wang and A. Chandrakasan [5] have proposed, a new sub threshold logic and memory design methodologies are developed and demonstrated on a Fast Fourier transform processor. The FFT processor uses an energy-aware architecture that allows for variable FFT length (128-1024 point), variable bit-

precision (8b and 16b) and was designed to investigate the estimated minimum energy point. The FFT processor is fabricated using a standard 0.18 $\mu$ m CMOS logic process and operates down to 180mV.

B.H. Calhoun and A.Chandrakasan [6]. Have proposed a paper that overcomes the limits of low-voltage operation of traditional six-transistor. They propose an alternative bitcell that functions at much lower voltages. The measurements confirm that a 256-kb 65-nm SRAM test chip using the bitcell operates into sub threshold to below 400mV. At this low voltage, the memory offers substantial power and energy savings at the cost of speed, and makes it well-suited to energy-constrained applications.

L.Chang, D.M.Fried, J.Hergenrother, J.W.Sleight, R.H.Dennard, R.K.Montoye, L.Sekaric, S.J.McNab, and A.W.Topol [7] have proposed to analyze the read stability N-curve metrics and compares them with the commonly used static noise margin (SNM). The new write ability metrics derived from the N-curve are compared with the traditional write-trip point definition. Finally, these metrics are used to investigate the impact of the intra-die variability on the stability of the cell by using a statistically-aware circuit optimization approach and the results were compared with the worst-case or corner-based design.

M.E.Sinangil, N.Verma and A.P.Chandrakasan [10].have proposed the highly energy constrained applications, such as wireless sensor nodes and biomedical implants, preferentially operate at low voltage levels and at low frequencies to be close to the minimum energy point

SRAM that is designed for both sub- $V_t$  and above- $V_t$  operation. The design is operational from 250mV which is in deep sub- $V_t$  region to 1.2V which is the nominal- $V_{DD}$  for the process.

### III. OBJECTIVES & OVERVIEW OF THE PROPOSED MECHANISM

#### A. Objectives

Ultra low voltage and low power SRAM design is critical in embedded systems such as biomedical implants, self-powered wireless sensors, and energy harvesting devices, in which battery life or input power is of main concern. The aim of the proposed work is to reduce the power consumption by operating the SRAM in sub/near-threshold region, by which it is possible to reach the minimum energy point, which substantially reduces the power consumption. Leakage compensation using the replica bitline, additional transistors to make the leakage independent of data, virtual ground and negative wordline voltage are the techniques proposed to combat the effect of data dependent leakage at the

cost of more area and/or power than that of the existing systems as presented with Cadence Virtuoso tool.

- The structure that is to be operated in the low power supply.
- Improved throughput.
- Reduced memory size.
- Reduced leakage power.
- High performance.

#### B. Overview of the proposed Mechanism

SRAM dominate the power consumption, area, performance, and yield of emerging portable electronic devices. With the increased demand of the on-chip memory in the wireless implantable/wearable biomedical sensors. These types of applications have medium to low speed requirements, while the budget for the power is very tight. In the sub/near-threshold regime, the conventional six-transistor SRAM shows poor functionality, especially on read stability, writes ability, and half-selected cells. Techniques and methods have been proposed to address these three issues in the past. To address issues related to read stability, decoupling read port from write has been introduced to separate read and write paths, which allows each operation to be optimized individually at the cost of additional transistors, such as 8T, 9T, and 10T cells. Apart from the read decoupling technique, other methods have been reported recently such as upsizing standard 6T, DTMOS cell, dynamic read decoupling, and Schmitt-Trigger-based cell. As most of the conventional read decoupling techniques use single-ended read schemes, the detection threshold varies considerably due to the leakage. For example, in an 8T cell, the leakage of each cell depends on the data stored in the cell. This dependency causes voltage variation on the read bitline, i.e., the read bitline level changes with the number of cells storing data 0 or 1 on the same bitline. Such variation makes the detection more challenging.

### IV. PROPOSED SYSTEM

#### A. Two-level cache memory architecture

Fig. 1 shows the block diagram of the 0.8-V 128-kb four-way set-associative two-level CMOS cache memory. As shown in the figure, in order to implement the two-stage /BLOTG tag-compare scheme in L2 with an 8-T TC and a 10-T SLS memory cell with the G/F data sense amp structure, this cache memory is designed to have the memory portions, the tag portions, the tag and the data sense amps, the predecoder, and the multiplexers in two levels with 22-bit index data, 8-bit address, 8-bit write data, and 8-bit data out. The two-level hierarchical approach has been adopted in this cache memory. Level 1 is associated with the five bits of the 8-bit input address and Level 2 is referred to all eight bits of the input address. Therefore, the size of the

tag-cell array and the memory-cell array in L1 is smaller. In each level, there are four memory portions and four tag portions. In L1, each tag portion has  $128 \times 22$  TCs and  $128 \times 32$  memory cells. In L2, each tag portion contains  $22 \times 256$  TCs and  $128 \times 256$  memory cells. By adopting the two-level BLOTC/ scheme, this proposed cache memory has a reduced power consumption.

### B. Tag Portion

Fig. 2 shows the schematic of each of the four tag portions in this 0.8-V 128-kb four-way set-associative two-level CMOS cache memory. As shown in the figure, in the tag portion, there are two groups, Level 1 and Level 2. In Level 1, in each tag portion  $22 \times 32$  11-T TCs with the structure have been used. In Level 2, both structures have been adopted to organize each tag portion of  $22 \times 256$  8-TTCs. For each column of 22 TCs, all the tag sense wordlines are vertically connected to an SWL tag sense amp at top. For each row of 256 TCs, all the SBLs are horizontally connected to an SBL tag sense amp at right. In Level 1, the tag-compare scheme as described in [5] and [6] have been adopted. In each L1 TC column, there is a tag write wordline - , a tag read wordline - , and a tag sense wordline - connected vertically to the tag sense amp. In L1, there are 32 tag sense amps in total.

As for Level 2, in order to reduce power consumption, increase speed performance, and save layout area, the two-stage /BLOTC tag-compare scheme based on the index data has been used. In each L2 TC column, a tag read wordline - , a tag write wordline and a tag sense wordline - are connected vertically to a tag sense amp. In L2, there are 256 tag sense amps in total. During the TC access procedure, in a specific TC column selected by the 8-bit input data address, the TCs with their respective index data bits of logic-0 are connected to the tag sense amp at top via SWL during the sending period. After the sensing period of the tag sense amp, if there is a TSWL-related hit signal for this column, the follow-up BLOTC tag sensing will be initiated. The remaining TCs in that specific column with their respective index data bits of logic-1 are connected to the SBL tag sense amps via the horizontal SBL for further sensing.

If a further SBL-related hit signal can be obtained, a hit signal is generated to trigger the readout of the data from the specified memory cell. In order to facilitate the two-level two-stage/BLOTC tag-compare scheme in L2 and tag-compare scheme in L1, innovative designs of L1/L2 TCs are used in the tag portion. These L1/L2 tag-portion-related circuits, including the second-level decoder and the tag sense amp. In order to implement the scheme, Fig. 3 shows an innovative 11-T TC circuit used in L1, which is derived from a 10-T TC circuit as shown in Fig.3. In this 11-T TC, the SRAM cell portion is similar to that of the 10-T one. Unlike in the 10-T one, in this 10-TTC, only one pair of bitlines are used in both the SRAM

cell and the tag-compare portions. (Note that in the 10-T one, both write and read bit lines (W-BL/R-BL) are adopted.) Similar to the 10-T one, for the SRAM cell portion, a write wordline (W-WL) controls a pair of bitlines connected to the internal storage nodes. In the tag-compare portion, instead of four nMOS devices connected between the sense wordline as in the 10-T one, three nMOS and two pMOS devices (MP2-4, MN4-5) have been used to determine the logic state of the L1-TSWL. When the tag read wordline - is high, MN4 is on and the MN5 is off. The tag sense wordline - is disconnected from this TC and maintains its precharged high state. When the tag read wordline - is low, MP4 is on. Under this situation, whether or not the tag sense wordline - is pulled low depends on the internal storage data (BIT) and the bitline. If the internal storage data is different from the bitline, then either MP2 or MP3 is on (MP2 is on). Therefore, PS4 is high and the L1-TSWL is pulled low, indicating a miss. If the BIT is the same as the bitline, then both MP2 and MP3 are off and MN5 is off. Thus, the L1-TSWL stays precharged high, indicating a hit. The adoption of three pMOS devices and two nMOS devices in the tag-compare portion of the 11-T TC instead of four nMOS devices as in the 10-T one, provides advantages.




Figure 1. Schematic of SRAM cell structure

### C. 8T-SRAM cell design

The 8T cell used in this work is shown in Fig. 1(b), in which a two-transistor read stack is added to a conventional 6T cell. The original 6T word line is used exclusively for write operations while a second read word line is tied to the read stack. With this configuration, cell disturbs during a read access are effectively eliminated. Depending on the impact of variability, the additional two transistors in an 8T cell could lead to an increase in cell area over conventional 6T cells. The cell schematic, however, enables a compact layout (Fig. 2(b)) that can be placed into an array in a similar manner to 6T cells. Like the word line

in a 6T cell, the read and write word lines (RWL and WWL) in an 8T cell can run horizontally across the cell width. The additional wordline increases metal density, which could increase wire delay and enhance capacitive coupling between adjacent word lines; however, both can be controlled with proper design.

The cell aspect ratio maintains a short read bit line length in the vertical direction. In a 65 nm node technology at constant read current, the penalty over a dense 6T cell (as might be used for higher level caches) is approximately 30% while a comparison with a high-performance 6T cell (as might be used for lower level caches) yields a penalty closer to 20%. A key reason for this difference is that 6T cells require that both halves of the cell be enlarged to improve cell read performance while 8T cells only need a size increase in a single read stack. This cell size penalty over 6T can be expected to reduce or disappear completely with technology and voltage scaling. For the high-performance applications targeted in this work, the fabricated 8T cell size in 65 nm hardware is 0.9  $\mu\text{m}^2$ . No additional process steps (implant masks, gate oxides, etc.) on top of a standard flow were used to build this cell. In an 8T cell, a read operation does not affect the contents of the cell. The worst-case static noise margin [9] is simply that for two cross-coupled inverters (Fig. 3). For a 6T cell, however, the worst-case static noise margin occurs in the read condition. In this case, the pass-gate disturbs the "0" storage node by pulling it up above ground, which significantly degrades the static noise margin (Fig. 3). Even if the cell ratio for a 6T cell is increased [5] (thus trading off cell area to match that of the 8T), the 8T still provides a considerably improved static noise margin (Fig. 4), which significantly improves cell yield. Usage of the 8T cell is thus a more effective way to improve cell stability than simply growing a conventional 6T cell. Without read disturb concerns, there is no limit to the minimum ratio in an 8T cell. To improve cell write margins and reduce cell area, it is desirable to minimize the width of the pull-down nFET.

While this increases variation, a write margin improvement will generally be observed. Further write margin enhancement can be achieved by strengthening the pass-gate devices—either by lowering, reducing gate length, increasing device width, or expanding WWL voltage swing. Since these techniques do not affect stability, 8T cells can simultaneously improve both stability and write ability yields. These techniques may, however, come at the cost of cell leakage (Fig. 5). Depending on the balance between gate and subthreshold leakage current levels, migration from a 6T cell to an 8T cell at the same supply voltage may increase cell leakage somewhat as pass-gate leakage and the two additional read stack transistors offset the minimum-width, high-pull-down nFETs and pull-up pFETs. On the other hand, this may be an issue since voltage scaling is enabled by 8T-

SRAM, which reduces leakage currents. It should also be noted that due to asymmetry in the cell read stack, cell leakage is data-dependent. Read performance in an 8T cell is determined by the strength of the two-transistor read stack. Due to layout restrictions, the top read transistor is generally of smaller width, and thus likely limits read current. Cell write performance will largely be determined by the pass-gate device strength, but may also be affected somewhat by asymmetric loading of the storage nodes due to the read transistor; however, any slowdown will be mitigated by minimization of the pull-down nFET size. Without stability or write margin concerns, 8T cell performance—like regular logic—is limited only by normal power, performance, and area tradeoffs.

#### ***D. Array design implications***

In contrast with conventional 6T-SRAM, 8T-SRAM arrays must consider both the dual-port nature of the cell as well as the elimination of column select functionality in the array. While separation of the read and write ports can create performance and array efficiency benefits, the lack of column select results in tradeoffs for some specific array applications.

#### ***E. Read and Write Port Separation***

With separate read and write ports, control circuitry in the periphery of the array must be altered and can, in fact, be reduced over conventional 6T designs. First, port separation requires a second set of WL drivers, which adds to the area of the array. Whereas the write WL driver is largely similar to standard WL drivers used in 6T arrays due to similar capacitive loading, the read WL driver can be significantly reduced in size due to the single-ended cell read stack. At the same time, however, with separate read and write wordline signals, a read/write multiplexer is no longer needed at the local bit line level, which greatly simplifies local evaluation circuitry. Pass transistors normally used in 6T-SRAM to switch the local bit lines between write data drivers and the cell read stack can be eliminated.

As a result, local write bit line control logic is not needed and only local read sense amplifier logic is required. Especially for high performance arrays that utilize short local bit line lengths, reduction of the local evaluation circuit area can have a sizeable impact on overall array area. Since the local evaluation circuitry no longer needs to manage the cell write bit lines, global write drivers can instead be used to control the write data. In effect, read and write paths can be independently optimized by sharing the read and write bit lines across different numbers of bits. In this work (Fig. 6), the write bit line is shared across 512 bits to improve array efficiency by globally amortizing the write data driver area. The read bit line, however, is



**G.Simulation Methodology**

The nominal channel doping concentration of the studied n-type MOSFET (NMOS) devices is with  $1.48 \times 10^{18} \text{cm}^{-3}$  in this paper; we note that the nominal channel doping concentration was empirically adopted from experimental data [10]. They have a SiO<sub>2</sub> gate-oxide thickness of 1.2 nm and a TiN gate with workfunction of 4.4 eV. To estimate RDF-induced characteristic fluctuation starting from 65-nm-gate devices, we first consider the randomness of the number and position of discrete channel dopants. 12 500 dopants are randomly generated in a large cube (325 nm × 325




Figure 3. Operating circuit

nm × 80 nm), in which the equivalent doping concentration is  $1.48 \times 10^{18} \text{cm}^{-3}$ , which is rounded off to the 2nd decimal place of  $1.4793 \times 10^{18} \text{cm}^{-3}$ , as shown in Fig. 3. The large cube is then partitioned into 125 sub-cubes of (65 nm × 65 nm × 16 nm). The number of dopants may vary from 70 to 130, where the average number is 100, as shown in Fig. 3. These sub-cubes are equivalently mapped into the device channel for the 3-D “atomistic” device simulation with discrete dopants, as shown in Fig. 1. Similarly, we can generate the sets of discrete dopant cases for the 32-nm and 16-nm-gate transistors as shown in Fig. 1, respectively. In Fig. 1, we apply the statistical approach to evaluate the effect, in which the magnitude of the gate length deviation and the line edge roughness mainly follows the projections of the ITRS Roadmap [15]. The three-sigma (3) of the process-variation induced gate length deviation and line edge roughness is 1.5 nm and 4.3 nm for the 16-nm and 65-nm devices, respectively.

The V<sub>th</sub> roll-off is adopted to estimate the PVE-induced V<sub>th</sub> fluctuation. For WKF, considering the size of metal grains and the gate area of the devices, the device gate area is composed of a small number of

grains as shown in Fig. 3. Since each grain orientation has different workfunction, the gate workfunction is modeled as a probabilistic distribution rather than a deterministic value. Therefore, a statistically sound Monte-Carlo approach is advanced for examining such distribution. The gate area is partitioned into several parts according to the average grain size. The gate areas are (65 nm × 65 nm), (32 nm × 32 nm), and (16 nm × 16 nm) for 65-nm, 32-nm, and 16-nm gate planar devices, respectively. Then the grain orientation of each part and total gate workfunction are estimated based on the properties of used metals, as shown in Fig. 3 [18]. Notably, in “atomistic” device simulation, the resolution of individual charges within a conventional drift-diffusion simulation using a fine mesh creates problems associated with singularities in the Coulomb potential [15], [12].

The potential becomes too steep with fine mesh, and therefore, the majority carriers are non physically trapped by ionized impurities, and the mobile carrier density is reduced. Thus, the density-gradient approximation is used to handle discrete charges by properly introducing related quantum-mechanical effects, and coupled with Poisson equation as well as electron-hole current continuity equations [29], [13]. Fig. 1(j) and (k) illustrates the explored 6T and 8T SRAM cells, respectively. All cell ratios [CR, CR = ((W/L)<sub>driver-transistor</sub>)/((W/L)<sub>access-transistor</sub>)] of the SRAM cells in this paper are first set as unitary. The applied voltages of 16 nm and 65 nm devices are 1.0V and 1.2V, respectively, according to the projections of the ITRS roadmap [19].

Due to the nominal value of the SNM with different device setting are different, the absolute value of SNM fluctuation is here normalized for a fair comparison purpose. We use the normalized SNM fluctuation (σSNM) to assess the transfer characteristic fluctuation of SRAM. All physical models and accuracy of such large-scale simulation approach are quantitatively calibrated by experimentally measured results [10]. Similarly, we do generate discrete-dopant-fluctuated cases for p-type MOSFET (PMOS) through the flow of Fig. 1(a)–(f). Then, we randomly select those fluctuated NMOS and PMOS devices for the following examinations. In order to estimate SRAM characteristics with ultra small nano scale transistors, instead of compact model approach [1]–[4], [18], [17], a device circuit coupled simulation [7], [9], [20] is employed. The characteristics of devices of SRAM circuit are first estimated by solving the 3-D device transport equations, and are used as initial guesses in the successively coupled device-circuit simulation. The SRAMs circuit nodal equations are formulated,

according to the current and voltage conservation laws, and directly coupled to the 3-D device transport equations (in the form of a large matrix containing the circuit and device equations), which are solved

simultaneously to obtain the circuit characteristics [7], [9], [20].

### H. SRAM cells and SRAM designs

In this section, we first introduce the 6T and 8T SRAM cells in CMOS technology, and then propose SRAM cell designs and compare the cell performances in terms of access speed, dynamic and static power, and SNM. The parameter variations for SRAM cells are presented as well. A. SRAM Cells SRAM is a major component of digital systems. Fast memory access times and design for density have been two of the most important target design criteria for many years. However, with device scaling to achieve even faster designs, power supply voltages and device threshold voltages have scaled as well which leads to degradation of standby power. The 6T static memory cell shown in Fig. 3 has been widely accepted as the standard memory cell. It is designed to achieve fast read times with the inclusion of sense amplifiers. The standard 6T cell requires that a logic value and its inverse be placed on the bit lines during a write operation. The word line is raised to logic 1 and the logic levels on the bit lines are passed into the cross-coupled inverter pair. Device sizing for a CMOS-based cell is driven primarily by area and functional operation constraints; sizing must be carefully performed to enable the correct logic values to be transferred into the cell. Reading from the memory cell entails precharging the bit lines and then asserting logic 1 on word line.

The complexity of this cell is in arriving at the appropriate device sizes for proper functionality. The transistors of the cross-coupled inverter must be sized such that the effort to overwrite a previously stored value does not impact the pulse T1 T2 T3 T4 T5 T6 W N Bit Write-line Read-line T7 T8 R Bit W Bit Fig. 2. 8T SRAM Cell. width of the word line. The worst case noise margin for this cell occurs under the read condition, since a pass gate (either T1 or T2) disturbs the "0" storing node by pulling it up above ground [10]. An 8T memory cell is shown in Fig. 2. This 8T SRAM cell has a similar structure as 6T with two additional transistors that decouple read and write operations. The read operation is performed by setting the read-word line to logic 1; the additional transistors (T7 and T8) discharge the Bit line that has been precharged before the read line is set. The 8T basic cell provides a more orthogonal design; read and write operations are performed by different transistors. Since the read operation does not affect the contents of the cell (the two back-to-back inverters), the worst case SNM is simply that for two cross-coupled inverters.




Figure 4. Overall SRAM cell architecture

### I. SRAM cells performance

HSPICE simulations have been performed using a Berkeley 32-nm PTM HP model [11] and SRAMs parameter models by Stanford University's Nanoelectronics Group [12]–[14]. HSPICE is the most accurate circuit simulation that is used in many semiconductor industry settings. The simulations assume memory arrays with 256 cells to evaluate performance with significant capacitive loading on the bit lines. The nominal chirality of the CNTs is (19, 0) and a pitch of 20 nm. The number of CNTs per transistor for the 6T SRAM cell is T1 (3), T2 (3), T3 (3), T4 (3), T5 (1), and T6 (1). The number of CNTs per transistor for the 8T cell is T1 (6), T2 (6), T3 (1), T4 (1), T5 (1), T6 (1), T7 (12), and T8 (12). The number of CNTs per transistor is set to optimize SRAM cell's performance and functionality [15]. The inverter pair in the 8T SRAM cell can be set to minimum size, since these inverters are needed just to retain the data. Table I shows the performance of the CMOS and SRAM cells in terms of access delays, energy, power, and SNM. From Table I, the CMOS cells have much larger write delays than the SRAM counterparts. The SRAM 8T cell has a shorter write delay than the SRAM 6T cell. The 8T cell has minimum-sized inverters that are easier to drive and change the stored data. SRAM 8T cell read delays are significantly smaller than any of the other read delays. Since the 6T cells have to discharge either Bit or NBit bus, this makes it difficult to increase current driving capability of the n-type transistors without greatly affecting write delay. Energy for the SRAM 8T cell is slightly higher than the SRAM 6T cell but much lower than CMOS cells; these metrics are measured when the RBit line needs to be precharged after reading "0." If "1" has been previously read, the RBit has not been discharged (it is already at a voltage

close to Vdd); thus, this line does not require extra energy to be precharged. This is not the case with 6T which needs to precharge either Bit or NBit at every read operation.

When a read occurs, the precharged bit lines affect either the stored bit or its inverse (the cross-coupled inverter inputs). Although this voltage change is not enough to change the state of the memory cell, the circuit consumes power to retain the proper voltage. In a large memory array, static power becomes a dominant factor in power consumption. It has a multiplicative effect; all cells in the array are drawing this power. The CMOS 8T cell requires about 60 times more static power than SRAM cells in this study. The SRAM 8T cell reduces the maximum delay by 1.78× compared with CMOS corresponding cell in simulations with nominal parameter values. In addition, based on the SNMs, the CMOS 6T cell is the least stable, while the SRAM 8T cell has a 13% enhancement over CMOS 8T cell. The comparison shows that SRAM cells perform better than the CMOS cells. A performance comparison of the 6T and 8T SRAM cells (we use data from Table I) reveals that the 8T cell reduces the maximum delay by 3.26 times (29.23ps/8.96ps), decreases the static power by 1.68 times, and improves the noise margin by 1.126 times. On the other hand, the 8T cell energy is higher by 1.129 times.

### J. CMOS hybrid memory

#### Organization of the Hybrid Memory

In this study, we implemented a reduced version, where the data directly written by the SFQ inputs are restricted to 8-bit, due to the limitation of the pad number. In contrast with the previous study, eight-transistor SRAM cells were employed because of their fast access time, good stability and large readout current. The current sensors consist of level-driven DC/SFQ converters, which detect a small current output with an amplitude of about 100 μA from the memory cell at high-speed [7]. The Josephson-CMOS interface circuits amplify SFQ voltage pulses to CMOS voltage levels by two stages of amplification.

In the first stage, a Josephson latching driver (JLD), which is composed of two parallel connections of 15-junction stacks of under-dumped Josephson junctions, amplifies SFQ voltage pulses to 40 mV-level signals. In the second stage, a CMOS differential amplifier amplifies 40 mV signals to volt-level signals, which are processible in CMOS digital circuits.




Figure 5. power schedule model

### K. CMOS Static RAM

In our previous hybrid memory, three-transistor (3T) DRAM cells were used because they had almost infinite retention time at cryogenic temperature. However, it turns out that the leakage current of the 0.18 μm CMOS devices or later devices cannot be ignored even at cryogenic temperature. The measured retention time of 3T DRAM cell using 0.18 μm process was about 10 ns at 4.2 K while that of the 0.35 μm cell was infinite. Fig. 2 shows a schematic of an eight-transistor (8T) SRAM cell, which was employed in this study. The 8T SRAM cell is composed of a conventional 6T SRAM cell and stacked transistors (M7, M8) to readout the data. The write word line and the write bit line, “WBL” are used in the write operation. In the read operation, the transistor M7 is active if the node “data\_R” stores the charge (state “1”). In this case the output current is obtained by enabling the read word line, “RWL”. This cell offers a high-speed access-time and good read/write stability because of the addition of the transistors M7 and M8. It can also provide readout current as high as 100 μA, which is enough to drive the following Josephson sensor. A schematic of a CMOS differential amplifier is shown in Fig. 3. An important advantage of differential operation over single-ended operation is higher immunity to noises. Compared with conventional amplifiers, this amplifier is suitable for the interface circuit in terms of the speed, robustness and power consumption [9]. Simulated transient characteristics of the 64-kb CMOS static RAM at 4 K are shown in Fig. 4. In this simulation, we used a cryogenic device model made from experimental data [5]. Moreover, the simulation took into account the parasitic capacitance and resistance, which were extracted from the physical layout. As shown in the waveforms, datum “1” was written in the phase “Write 1” and read out in the phase “Read 1” in the selected memory cell. Furthermore, datum “0” was written in the phase “Write 0” and read out in the phase “Read 0”.

The output current only appears in the phase “Read 1”. The access time of the 64-kb CMOS static RAM with the differential amplifiers was evaluated to be 1.3 ns, which is the sum of the delay of the CMOS differential amplifier, 0.35 ns and the delay of decoders and a 8T SRAM cell array, 0.95 ns. We also estimated the power consumption of the 64-kb CMOS static RAM, which is listed in Table I. The ratio of the power consumption of the decoder and buffer is relatively large particularly in the write operation. This is because the full 32-bit input buffer is activated in this mode.

**V. PERFORMANCE EVALUATION**

**A. SIMULATION AND RESULTS**

The test chip fabricated in UMC 65-nm CMOS technology contains 1-kb (64-word by 16-bit) 9T 4-to-1 bit-interleaved SRAM design with core size  $182.25 \times 45.46 \mu\text{m}^2$  using logic design rules. The die photo and block diagram are shown in Fig. 8. The proposed 9T bit-cell size is  $1.92 \times$  larger than the standard 6T thin cell layout based on the same design rules. Several circuit designs including address decoder, wordline driver, replica column, and read/write pulse controller were presented in [10].




Figure 6. Transient analysis of the SRAM

that a replica column of 9T SRAM and a read pulse controller are implemented to adaptively control the wordline pulse width for process, voltage and temperature (PVT) variation tolerance. The test patterns are generated from logic analyzer 16900A, and the outputs of the test chips are captured by logic analyzer

and digital oscilloscope.




Figure 7. Transient analysis of the SRAM with power schedule




Figure 8. Transient analysis of the SRAM - 1




Figure 9. DC analysis of the SRAM




Figure 10. DC response of the SRAM - 1

There are 18 dies being measured, and Table II shows the test chips measurement summary. The chip can successfully operate from 33 MHz at 0.6 V to 0.48 MHz at 0.27 V. The average leakage current of test is 585 nA at 0.3 V. Up to 3.91× energy saving is achieved by scaling supply voltage from 0.6 to 0.3 V. The minimum energy point shown in Fig. 9 is at 0.3-V supply voltage, which takes 3.86 pJ (3.51 μW/909 kHz) energy consumption.

## VI. CONCLUSION

In the proposed paper a new SRAM cell using a new algorithm is proposed which will be efficient than the existing methods and the layout of the design shows that it will be more efficient and has the high throughput compared to the other existing methods involved with the older technologies. This is implemented in the Cadence Virtuoso tool of 180nm CMOS process which has the higher throughput which could be operated in the 8T cell, in future same be extended to the 9T cell structure.

## REFERENCES

[1] mahmood khayatzadeh, student member, ieee, and yong lian, fellow, ieee "average-8t differential-sensing subthreshold sram with bit interleaving and 1k bits per bitline", ieee transactions on very large scale integration (vlsi) systems, 2013 pp: 1-12.

[2] A. P. Chandrakasan, D. C. Daly, J. Kwong, and Y. K. Ramadass, "Next generation micro-power systems," in *Proc. IEEE Symp. VLSI Circuits*, Jun. 2008, pp. 2–5.

[3] S. R. Sridhara, M. DiRenzo, S. Lingam, S.-J. Lee, R. Blazquez, J. Maxey, S. Ghanem, Y.-H.

Lee, R. Abdallah, P. Singh, and M. Goel, "Microwatt embedded processor platform for medical system-on-chip applications," *IEEE J. Solid-State Circuits*, vol. 46, no. 4, pp. 721–730, Apr. 2011.

[4] A. Wang, B. H. Calhoun, and A. P. Chandrakasan, *Subthreshold Design for Ultra Low-Power Systems*. New York, NY, USA: Springer-Verlag, 2006.

[5] A. Wang and A. Chandrakasan, "A 180-mV subthreshold FFT processor using a minimum energy design methodology," *IEEE J. Solid-State Circuits*, vol. 40, no. 1, pp. 310–319, Jan. 2005.

[6] B. H. Calhoun and A. Chandrakasan, "A 256 kb sub-threshold SRAM in 65 nm CMOS," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2006, pp. 628–629.

[7] L. Chang, D. M. Fried, J. Hergenrother, J. W. Sleight, R. H. Dennard, R. K. Montoye, L. Sekaric, S. J. McNab, A. W. Topol, C. D. Adams, K. W. Guarini, and W. Haensch, "Stable SRAM cell design for the 32 nm node and beyond," in *Symp. VLSI Technol. Dig. Tech. Papers*, Jun. 2005, pp. 128–129.

[8] T.-H. Kim, J. Liu, and C. H. Kim, "A voltage scalable 0.26 V, 64 kb 8T SRAM with Vmin lowering techniques and deep sleep mode," *IEEE J. Solid-State Circuits*, vol. 44, no. 6, pp. 1785–1795, Jun. 2009.

[9] N. Verma and A. P. Chandrakasan, "A 256 kb 65 nm 8T subthreshold SRAM employing sense-amplifier redundancy," *IEEE J. Solid-State Circuits*, vol. 43, no. 1, pp. 141–149, Jan. 2008.

[10] M. E. Sinangil, N. Verma, and A. P. Chandrakasan, "A reconfigurable 8T ultra-dynamic voltage scalable (U-DVS) SRAM in 65 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 44, no. 11, pp. 3163–3173, Nov. 2009.

[11] J.-J. Wu, Y.-H. Chen, M.-F. Chang, P.-W. Chou, C.-Y. Chen, H.-J. Liao, M.-B. Chen, Y.-H. Chu, W.-C. Wu, and H. Yamauchi, "A large sVTH/VDD tolerant zigzag 8T SRAM with area-efficient decoupled differential sensing and fast write-back scheme," *IEEE J. Solid-State Circuits*, vol. 46, no. 4, pp. 815–827, Apr. 2011.

[12] J. P. Kulkarni, A. Goel, P. Ndai, and K. Roy, "A read-disturb-free, differential sensing 1R/1W port, 8T bitcell array," *IEEE Trans. Very Large*

*Scale Integr. (VLSI) Syst.*, vol. 19, no. 9, pp. 1727–1730, Sep. 2011.

[13] M.-H. Tu, J.-Y. Lin, M.-C. Tsai, S.-J. Jou, and C.-T. Chuang, "Singleended subthreshold SRAM with asymmetrical write/read-assist," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 57, no. 12, pp. 3039–3047, Dec. 2010.

[14] Z. Liu and V. Kursun, "Characterization of a novel nine-transistor SRAM cell," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 16, no. 4, pp. 488–492, Apr. 2008.

[15] T.-H. Kim, J. Liu, J. Keane, and C. H. Kim, "A 0.2 V, 480 kb subthreshold SRAM with 1k cells per bitline for ultra-low-voltage computing," *IEEE J. Solid-State Circuits*, vol. 43, no. 2, pp. 518–529, Feb. 2008.

[16] I. J. Chang, J.-J. Kim, S. P. Park, and K. Roy, "A 32 kb 10T sub-threshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 44, no. 2, pp. 650–658, Feb. 2009.

[17] B. Zhai, S. Hanson, D. Blaauw, and D. Sylvester, "A variation-tolerant sub-200 mV 6-T subthreshold SRAM," *IEEE J. Solid-State Circuits*, vol. 43, no. 10, pp. 2338–2348, Oct. 2008.

[18] M.-E. Hwang and K. Roy, "A 135 mV 0.13- $\mu$ W process tolerant 6T subthreshold DT MOS SRAM in 90nm technology," in *Proc. IEEE Custom Integr. Circuits Conf.*, Sep. 2008, pp. 419–422.

[19] M.-F. Chang, S.-W. Chang, P.-W. Chou, and W.-C. Wu, "A 130 mV SRAM with expanded write and read margins for subthreshold applications," *IEEE J. Solid-State Circuits*, vol. 46, no. 2, pp. 520–529, Feb. 2011.

[20] J. P. Kulkarni and K. Roy, "Ultralow-voltage process-variation-tolerant schmitt-trigger-based SRAM design," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 20, no. 2, pp. 319–332, Feb. 2012.

[21] M.-F. Chang, J.-J. Wu, K.-T. Chen, Y.-C. Chen, Y.-H. Chen, R. Lee, H.-J. Liao, and H. Yamauchi, "A differential data-aware power-supplied (D2AP) 8T SRAM cell with expanded write/read stabilities for lower VDDmin applications," *IEEE J. Solid-State Circuits*, vol. 45, no. 6, pp. 1234–1245, Jun. 2010.

Engineering from the KTVR Knowledge Park for Engineering and Technology, Anna University, Chennai, India, in 2012. Currently pursuing **M.E.** in electronics and communication engineering (VLSI Design) in Karpagam University, Coimbatore, India. Her research interest includes Renewable energy sources, Power system analysis, Low power VLSI.



**K.R.S. Deepa** received the **B.E.** degree in Electronics and communication Engineering from the CMS College of Engineering, Anna University, Chennai, India, in 2012. Currently pursuing **M.E.** in electronics and communication engineering (VLSI Design) in Karpagam University, Coimbatore, India. Her research interest includes Embedded Systems, Networking and Digital Image Processing.



**G. Vinothini** received the **B.E.** degree in Electronics and communication Engineering from Dr. NGP College of Engineering, Anna University, Chennai, India, in 2012. Currently pursuing **M.E.** in electronics and communication engineering (VLSI Design) in Karpagam University, Coimbatore, India. Her research interest includes Digital Image Processing, wireless communication, Communication networks.



**Mr. M. Daranikumar** is working as a Assistant Professor in Karpagam University, Coimbatore, India. Completed M.E. at Electronics and Communication Engineering in Anna University of technology, Coimbatore, India. His research interest includes Communication Systems, Testing of VLSI, Digital Electronics, CMOS VLSI Design.

### Authors Profile



**V. Suganyaa** received the **B.E.** degree in Electrical and Electronics