

Design Of RAID Controller With Low Power And High Performance

Iswarya lakshmi.S

PG Scholar

M.E-VLSI DESIGN

Sethu institute of technology

(An Autonomous Institution)

Pulloor,Kariapatti

Mr.Ram kumar.S

Assistant Professor

M.E-VLSI DESIGN

Sethu institute of technology

(An Autonomous Institution)

Pulloor,Kariapatti

Dr.Ganesan.R

PG Program Head

M.E-VLSI DESIGN

Sethu institute of technology

(An Autonomous Institution)

Pulloor,Kariapatti

Abstract -This paper presents, a input/output performance of RAID system is increased by a method of partial parity cache(PPC).In PPC the error detection is better than parity cache. The PPC is used to reducing the time taken for estimating the parity bit of a solid state disk(SSD).SSDs have low complexity, low power consumption and good performance than hard disk drives(HDD).To propose majority logic(ML) parity generator architecture in RAID controller. The main objective of this proposed method is to design a low power and low complexity RAID controller for SSD drives and to reduce the parity error rates in RAID controller.The ML parity generator architecture used to detect and correct the parity errors in SSD.

Index terms -Redundant Array of Inexpensive Disk(RAID),Solid State Disk(SSD),Hard Disk Drive(HDD),Partial Parity Cache(PPC),Majority Logic parity generator.

I.INTRODUCTION

A solid-state disk (SSD) also known as a solid-state drive or electronic disk is a data storage device .Many flash memory chips are there in SSDs. Data's are stored in each flash memory. SSDs have front and back sides. There is no SSD controller in back side of SSD but in front side of SSD has one controller, this is used to control all flash memory chip. Each sides of SSD has an SATA interface, some of the external devices are inserted here. SSDs have no mechanical i.e., moving components but in hard disk drives (HDD) have an movable read/write heads and spinning disks. This hard disk drives also known as electromechanical magnetic disks or floppy disks. SSDs have lower access time, and low latency compared to Hard disk drives(HDD).

In smart phones and laptops, the flash memory is an important storage device in recent years. Because it consumes low power, gives fast performance and has a better shock resistance compared to hard disk drives. But it has high cost. Flash memory has some characteristics such as ,the read and write operations unit is a page, but erase operation unit is a block. Then the speed in different operations are different [1].In a recent flash chip, the erase block size is 128 Kbytes,

then the write unit is a word or a page of 2 Kbytes[9]. The small amount of data's are merged using a nonvolatile RAM such as a battery backed up SRAM. But it is a pseudo nonvolatile RAM that needs to be continuously recharged in order to ensure data retention[9].

A Redundant Array of Inexpensive Disks (RAID) architecture is essential to flash memory SSD in order to achieving a high performance and reliability. This can be used to reduce the parity updating cost. Partial parity technique is used to reduce the number of read operations. It can be required to calculate a parity[2].

Compared to conventional hard disks Random Access First Cache Management methods have a better performance, providing larger capacity and lower cost than DRAM. A Random Access First cache method is an hybrid storage architecture that combines both of an SSD based disk cache and a disk drive subsystem. While improving system performance through providing priority to caching random-access data a RAF focuses on extending the lifetime of SSD.RAF splits flash cache into read and write cache to service read/write requests respectively.

Generally a flash memory has many characteristics such as good performance, non-volatility, consumes low power and shock resistance, it is used as a storage media in the embedded and computer system. But some of the disadvantages are also there in flash memory such as high I/O latency due to erase-before-write and poor durability. A RAID technique is used to overcome these problems. In this RAID technology, the blocks are easily detected and corrected so that the reliability is high [6].

In reliability and performance enhancement technique a RAID system is used, it is based on Solid state disk. First, the existing RAID mechanism in the environment of SSD array is analyzed and then develops a new RAID methodology adaptable to SSD array storage system. A solid state disk has better I/O performance compared to hard disk drives. So it becomes more popular in the consumer electronics market [7].A solid state disks performance as a function of

concurrency, bandwidth, system organization and device architecture [8].

A Hybrid Parity-based Disk Array architecture is a combination of more solid state disks and two hard disk drives. This HPDA is used to improve the performance and reliability of SSD-based storage systems. The reliability of HPDA is better than that of either HDD-based or SSD-based disk array [5]. A hybrid approach to large SSDs that combines MLC NAND flash and SLC NAND flash architecture. Each of these flash architectures has its advantages and disadvantages [3].

II. REDUNDANT ARRAY OF INEXPENSIVE DISK

The RAID system is used in Banking and cloud centres. Several types of RAID systems are there. RAID 0 to RAID 4 has some disadvantages, so we have to use RAID 5 system. The RAID 5 system consists of partial parity cache, data buffer, write cache, RAID 5 controller and Solid State Disks. The RAID 5 system is splitted in to 4+1, that is n+1, here 'n' means number of data storage and '1' represents parity storage. Data's are written in write cache corresponding partial parity bits are generated from partial parity cache. Then the RAID 5 controller controls all SSD. Each SSD has some data's and corresponding parity. It is represented by a Stripe Number, that is S_0, S_1, S_2, \dots . The data's are used to

generating the parity using Ex-Or operator. The read operations from SSDs are reduced using data buffer. So the processing speed of system can be increased. Generally there are two conditions in RAID architecture. (i) when SSD in normal condition, (ii) when SSD in busy condition.

(WC-Write Cache, RC-RAID 5 Controller, PPC-Partial Parity Cache, DB-Data Buffer, SSD-Solid State Disk)

A. when SSD in normal condition:

Under the normal condition of SSD, the host system send the data's to the destination that is SSD via WC, PPC, RC. These data's are written in write cache then it goes to RAID 5 controller. The partial parity bits are generated from partial parity cache, then related data goes to controller. The RAID 5 controller produces the data's and related parity to the corresponding solid state disks. This controller is used to control all disks.




Figure.1 SSD in normal condition

B. when SSD in busy condition:

Under the busy condition of SSD, the host system send the data's to the destination that is SSD via WC, DB, PPC, RC. These data's are written in write cache then it goes to RAID 5 controller.




Figure.2 SSD in busy condition

Then the data's are stored in data buffer. Again it goes to controller. The partial parity bits are generated from partial parity cache, and then related data goes to controller. The RAID 5 controller produces the data's and related parity to the corresponding solid state disks.

III. RAID 5 CONTROLLER

Figure.4 shows the RAID 5 Controller design. The RAID 5 controller consists of

- Constant amplitude encoder
- Multi code generator
- Orthogonal multiplexer
- Orthogonal multiplier

The input of RAID 5 controller has 7bits. These inputs are given to the multi code generator. The multi code generator generates this 7bits into 9bits. Then finally we get 4bits as an output of RAID 5 controller.




Figure.3 RAID Controller design

A. Constant amplitude encoder:

In this work, three bits ($L^*, L1, L0$) are generated from three groups of parallel bits ($i^*, i1, i0$), ($j^*, j1, j0$), ($k^*, k1, k0$)

B. Multi code generator:

The multi code generator consists of 2-blocks.

- Serial-to-Parallel Converter.
- Gold Sequence Generator.

Serial-to-Parallel Converter:

The serial to parallel converter is used to convert the data bits into number of branches according to the length of Gold Sequence.

Gold Sequence Generator:

There are two pseudo random noise sequences generating the gold sequence using Ex-or operator. The formula for pseudo random noise sequence is

$$\text{PN Sequence} = 2^m - 1$$

Where 'm' is the no. of flip-flops




Figure.4 Gold Sequence generator

C. Orthogonal multiplexer:

Generally four orthogonal muxes are there in RAID 5 controller. That is I, J, K and L. The bits '00' are inbuilt in I, bits '01' are inbuilt in J, bits '10' are inbuilt in K and bits '11' are inbuilt in L.

D. Orthogonal Multiplier:

$$S1 = b \begin{bmatrix} C_i \\ C_j \\ C_k \\ C_l \end{bmatrix} = [i^* \ k^* \ j^* \ l^*] \begin{bmatrix} C_i \\ C_j \\ C_k \\ C_l \end{bmatrix}$$

(1)

$$= i^* \cdot C_i + j^* \cdot C_j + k^* \cdot C_k + l^* \cdot C_l$$

(2)

Where, 'b' represents Orthogonal Parity Vector Matrix and 'C' is the Walsh-Hadamard Matrix.

IV. PARTIAL PARITY CACHE ARCHITECTURE

Fig.6 shows the Partial Parity Cache Architecture. It has four blocks. Each block consists of 7 bits. The PPC has two multiplexers.




Figure.5 Partial parity cache architecture

In mux1, the blocks 1 and blocks 2 are divided then blocks 3 and blocks 4 are divided in mux 2. In block 1 the 7 bits are 2 times right shifted, then it can produce P1. This P1 is added with 7 bits from block 2. These can produce P2. This P2 is one time right shifted then it can produce P3, again P2 is two times right shifted then it can produce P4. The mux 1 has two inputs that are P3 and P4. P5 is the output of mux 1. The 7 bits are 1 time left shifted in block 3, then it can produce P6. This P6 is added with 7 bits from block 4. These can produce P7.

This P7 is three times right shifted then it can produce P8, again P7 is four times right shifted then it can produce P9. This P8 and P9 given as an input of mux 2. The output of mux 2 is P10. This P5 and P10 can produce partial parity bit. This ppb has 7 bits.

V. PROPOSED RAID 5 SYSTEM

A. Proposed RAID 5 system architecture:

The figure.7 shows Proposed RAID 5 system.




Figure.6 Proposed RAID 5 system

Here the majority logic parity generator architecture in RAID 5 controller to reduce the power consumption and improves the latency performance. The proposed architecture detects and corrects the parity errors in SSD drives.

VI. RESULTS AND DISCUSSION

A. RAID 5 Controller:

The input of RAID 5 controller has 7 bits then it is converted into 9 bits, finally get the output of 4 bits.




Figure.7 Result for RAID 5 Controller

B. Simulation Result for PPC:

Fig.10 shows that simulation result of partial parity cache. Four packets are there, each packet have 24 bits. In this packet first 4bits represents transaction id, next 4bits represents address and last 4bits represents data. Then the output of ppc has consists of 7bits.




Figure.8 Simulation Result for PPC

C. Performance Analysis:

To analysis the performance of power consumption, current consumption and latency.

TABLE I

LIST OF PARAMETER WITH THE COMPARISON OF EXISTING METHOD AND PROPOSED METHOD

Parameters	Existing Method	Proposed Method
Power Consumption	81mW	52mW
Current Consumption	46mA	29mA
Latency	6.209ns	5.667ns

VII. CONCLUSION

In this paper, the performance of RAID system is increased by a method of Partial Parity Cache. We proposed a low power and low complexity RAID 5 controller for SSD drives and a majority logic parity generator architecture in RAID 5 controller that performs read and write operations simultaneously. The proposed architecture detects and corrects the parity errors in SSD drives. The power consumption and parity error rates are reduced.

REFERENCES

- [1] C.-C. Chung, D. Sheng, and N.-M. Hsueh, "A high-performance wearleveling algorithm for flash memory system," *IEICE Electron. Exp.*, vol. 9, no. 24, pp. 1874–1880, Dec. 2012.
- [2] S. Im and D. Shin, "Flash-aware RAID Techniques for dependable and high-performance flash memory SSD," *IEEE Trans. Comput.*, vol. 60, no. 1, pp. 80–92, Jan. 2011.
- [3] L.-P. Chang, "A hybrid approach to NAND-flash-based solid-state disks," *IEEE Trans. Comput.*, vol. 59, no. 10, pp. 1337–1349, Oct. 2010.
- [4] Y. Liu, J. Huang, C. Xie, and Q. Cao, "RAF: A random access first cache management to improve SSD-based disk cache," in *Proc. NAS*, Jul. 2010, pp. 492–500.
- [5] B. Mao, H. Jiang, D. Feng, S. Wu, J. Chen, L. Zeng, and L. Tian, "HPDA: A hybrid parity-based disk array for enhanced performance and reliability," in *Proc. IEEE IPDPS*, Apr. 2010, pp. 1–12.
- [6] Y. Lee, S. Jung, and Y. H. Song, "FRA: A flash-aware redundancy Array of flash storage devices," in *Proc. Hardw./Softw. Codesign Syst. Synthesis*, Oct. 2009, pp. 163–172.
- [7] K. Park, D.-H. Lee, Y. Woo, G. Lee, J.-H. Lee, and D.-H. Kim, "Reliability and performance enhancement technique for SSD array storage system using RAID mechanism," in *Proc. ISCIT*, Sep. 2009, pp. 140–145.
- [8] R. Ho, K. W. Mai, and M. A. Horowitz, "The performance of PC solid state disks (SSDs) as a function of bandwidth, concurrency, device architecture, and system organization," in *Proc. ACM/IEEE ISCA*, Jun. 2009, pp. 279–289.
- [9] C. Lee, S. H. Baek, and K. H. Park, "A hybrid flash file system based on NOR and NAND flash memories for embedded devices," *IEEE Trans. Comput.*, vol. 57, no. 7, pp. 1002–1008, Jul. 2008.
- [10] N. Agrawal, V. Prabhakaran, T. Wobber, J. D. Dacis, M. Manasse, and R. Panigrahy, "Design tradeoffs for SSD performance," in *Proc. USENIX ATC*, Jun. 2008, pp. 57–70.
- [11] J.H. Yoon, E.H. Nam, Y.J. Seong, H.S. Kim, B.S. Kim, S.L. Min, and Y.K. Cho, "Chameleon: A High Performance

Flash/FRAM Hybrid Solid-Sate Disk Architecture," *IEEE Computer Architecture Letters*, vol. 7, no. 1, pp. 17–20, Jan.-June 2008.

- [12] L.P. Chang, "Hybrid Solid-State Disks: Combining Heterogeneous NAND Flash in Large SSDs," *Proc. 13th Asia and South Pacific Design Automation Conf.*, 2008.
- [13] J. G. Elerath and M. Pecht, "Enhanced Reliability Modeling of RAID Storage Systems". In *Proceedings of 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN'07)*, Jun. 2007.
- [14] S.H. Lim and K.H. Park, "An Efficient NAND Flash File System for Flash Memory Storage," *IEEE Trans. Computers*, vol. 55, no. 7, pp. 906–912, July 2006.

AUTHOR'S PROFILE



S. Iswarya Lakshmi received his **B.E.** degree in Electronics and Communication Engineering from Sree Sowdambika College Of Engineering Anna University Chennai, in 2012. Pursuing **M.E.** degree in VLSI Design from Sethu Institute of Technology, Anna University Chennai, India. Her research interests are Low power VLSI design and Testing.



Mr. S. Ramkumar obtained his Bachelors in Engineering in Electronics and Communication from Anna University. And **M.E.** degree (VLSI Design) from Anna University Coimbatore on 2011. His Areas of interest are Testing of VLSI circuits, VLSI security and networking.



Dr. R. Ganesan received his **B.E.** in Instrumentation and Control Engineering from Arulmigu Kalasalingam College Of Engineering and **M.E.** (Instrumentation) from Madras Institute of Technology in the year 1991 and 1999 respectively. He has completed his **PhD** from Anna University, Chennai, India in 2010. He is presently working as Professor and head in the department of M.E.-VLSI Design at Sethu Institute of Technology, India. He has published more than 25 research papers in the National & International Journals/ Conferences. His research interests are VLSI design, Image Processing, Neural Networks and Genetic algorithms.