

An Enhanced VLSI Architecture for 128x128 Vedic Multiplier using Modified Linear CSLA

T.Gobinath C.Adarsh T.Gokul Krishnan B.Madhan Raj

B.E.ECE
SNS College of Technology
Coimbatore, India

Abstract--A Carry-Select Adder(CSLA) is one of the way to implement an adder which is a logic element that computes the $(n+1)$ bit sum of two n bit numbers in electronics. It is simple but fast, with a gate level depth of $O(\sqrt{n})$. Generally a CSLA consists of two ripple carry adders and a multiplexer. The need in using CSLA is to reduce area by using efficient modification at gate level. Here 16 bit, 32 bit, 64 bit, modified linear CSLA is been developed and applied them into 16x16 bit, 32x32 bit, 64x64 bit, 128x128 bit vedic multiplier (VM) respectively. The regular CSLA consumes more area and hence modified linear CSLA is used which requires less area. For simulating the CSLA's and Vedic multipliers using CSLA's, ISIM simulator is used and synthesized through Xilinx Project Navigator 14.5. This was implemented in Virtex FPGA kit.

Index terms--Binary to Excess-1 Converter (BEC), Carry Select Adder (CSLA), Linear CSLA, Vedic Multiplier (VM), UrdhvaTiryakbhyam.

I. INTRODUCTION

The building block of a DSP processor is an adder circuit. But digital adder has a drawback of propagation delay. Bedrijis suggested [5] that the problem with carry propagation delay is solved by independently generating multiple radixes, carries and due to this carries for selection between simultaneously generated sums. Akhilesh Tyagi bought a scheme for generation of carry bits with block carryin 1 from the carries of a block with block carryin 0 [11]. Chang and Hsiao made a proposal [4] that a CSLA scheme using BEC replacing one RCA. A multiplexer based add one circuit was forwarded by Youngioon Kim and Lee Sup Kim to for

, Gunakasamuchyah, Gunitasamuchyah, Nikhilam Navatashcaramamdashatah reducing the area. Ramkumar and Harish made a proposal of [2] Binary to Excess-1 Converter (BEC) technique, an efficient and easier gate level modification to resize by reducing the area of linear CSLA.

CSLA is widely employed to rectify the issues of carry propagation delay through the generation of multiple carries and then selecting a carry for the generation of the sum [5]. It uses multiple pairs of RCA for the generation of partial sum and carry by considering carryin 0 and carryin 1, then the final sum and final carry gets selected by the multiplexers (Mux). The ground idea of the above said work is using BEC instead of RCA with carryin 1 in Regular CSLA for achieving less area [7], [4] and [1]. The top benefit of BEC is from the reduced number of logic gates compared to the n-bit Full Adder (FA).

The word usage —Vedic is taken from the word —Veda which refers to the store-house of knowledge. Vedic Multiplier (VM) architecture differs by lot of means from the Conventional technique of multiplication such as add and shift [12]. Vedic Multiplier has its grounds on ancient Indian Vedic Mathematics. Vedic mathematics is basically upon 16 Sutras (formulae) like Anurupyeshunyamamyat, Chalana-kalanabhyam, EkadhikinaPurvena, EkanyunenaPurvena, Paraavartyayojavet, Puranapuranaabhyam, sankalanavyavakalanabhyam, Shesanyankenacharamena, Shunyamsaamyasamuccaye, Sopaantyadvaya maantyam, UrdhvaTiryakbhyam, Vyashtisamanstih and yaavadunamthat deals with various branches of mathematics like arithmetic, algebra, geometry etc [10]. Vedic Multiplier (VM) is reliable and an efficient one compared with Array Multiplier and Booth Multiplier based on area and speed [9].

Section II is regarding the details of BEC. The area evaluation methodology of modified linear CSLA is portrayed in section III. The next section is regarding Vedic Multiplier that uses CSLA's.

II. Binary to Excess 1 converter

The ground idea regarding this work is using BEC instead of RCA with carryin 1 to reduce the area of the Regular Linear CSLA as well as Regular linear CSLA. For replacing the n -bit RCA, an $n+1$ -bit BEC is required. General structure and the basic function of 3-bit BEC are shown in Fig 1 and Table

one line is seen in one step, all obtained results are then added to the carry of previous step. In each step bit and all other bits act as carry for the next step and the least significant bit (LSB) acts as the result. The multiplication of two 4X4 bit and 2X2 bit binary numbers are as depicted in Fig 3 and Fig 4 respectively.




Fig 3: 2X2 bit binary multiplication using Urdhva Tiryakbhyam

$$S_0 = A_0B_0$$

$$C_1S_1 = A_1B_0 + A_0B_1$$

$$C_2S_2 = C_1 + A_1B_1$$




Fig 4: 4X4 bit binary multiplication using Urdhva Tiryakbhyam

$$S_0 = A_0B_0$$

$$C_1S_1 = A_1B_0 + A_0B_1$$

$$C_2S_2 = C_1 + A_1B_1 + A_2B_0 + A_0B_2$$

$$C_3S_3 = C_2 + A_3B_0 + A_0B_3 + A_1B_2 + A_2B_1$$

$$C_4S_4 = C_3 + A_3B_1 + A_1B_3 + A_2B_2$$

$$C_5S_5 = C_4 + A_3B_2 + A_2B_3$$

$$C_6S_6 = C_5 + A_3B_3$$

Final result: C6S6S5S4S3S2S1S0

VM is of three stages. The 1st stage consists of Multiplication unit, 2nd stage is of partial products and carry and the 3rd stage: adder and the result of multiplication. In the third stage adder block, CSLA can be used.

A. Basic block of Vedic Multiplier




Fig 5: fundamental block of VM

In Vedic multiplier design, a 2X2 bit block is one of the fundamental blocks. The fundamental block is shown in Fig 5. Also this same fundamental block is taken as a Multiplication unit block of

4X4 bit Vedic Multiplier. Considering the two 2-bit binary numbers A1A0 and B1B0. The obtained result of this 2X2 bit multiplication would be found as 4 bits that is C2, S2, S1 and S0. The least significant bit (LSB) A0 of the multiplicand is vertically multiplied with least significant bit (LSB) B0 of the multiplier. To obtain their product S0 and this S0 is the least significant part of the obtained result (S0). Then A1 and B0, and A0 and B1 are multiplied in cross, add the two, get sum1 (S1) and carry1 (C1), the sum bit can be said as the middle part of the result (S1). Then A1 and B1 is multiplied in vertical, and is added with the previous carry (C1) and get S2 as their product and carry2 (C2), the sum bit will be down to the result (S2). Then the carry2 (C2) is considered as the most significant part of the result (S3).

B. 4x4 bit Vedic Multiplier




Fig 6: Block diagram of 4x4 Vedic multiplier

The design of 4X4 bit Vedic Multiplier is shown in Fig 6. In this design, the 1st stage is of 2X2 bit block (fundamental block) as a Multiplication unit. The 2nd stage comprises of carry and partial products. Then the 3rd stage comprises of 4 bit CSLA (4 bit Regular Linear CSLA), 4 bit

Modified Linear CSLA, 4 bit Regular linear CSLA and 4 bit Modified linear CSLA) and 8 bit result of multiplication. The initial step in the design of 4X4 bit VM is grouping the 2 bit of each 4 bit input. These pairs constitute vertical and crosswise product terms. A separate 2X2 bit VM block does the handling of each input bit. The schematic of a 4X4 bit block is designed using 2X2 bit blocks. The partial products represent the Urdhva vertical and cross product terms.

C. 8x8 bit Vedic Multiplier




Fig 7: Block diagram of 8x8 bit Vedic Multiplier

The design of 8X8 bit VM is drawn in Fig 7. Here the first stage consists of 4X4 bit block as a Multiplication unit. The second stage is of carry and partial. Then the third stage comprises of 8 bit Modified linear CSLA and 16 bit result of multiplication. The primary and initial step in designing of 8X8 bit block VM is to group the 4 bit of each 8 bit input. This pair forms the incross and vertical product terms. 4X4 bit VM block handles each input bit pairs. The schematic depiction of 8X8 bit VM can be designed by 4X4 bit VM blocks.

D. 16x16 bit Vedic Multiplier




Fig 8: Block diagram of 16x16 bit Vedic Multiplier

The 16X16 bit VM's design drawn is in Fig 8. This design consists of first stage 8X8bit VM blocks, as a Multiplication unit. The second stage is of partial products and carry. Then the third stage is of 16 bit Modified linear CSLA and 32 bit result of multiplication. The initial step in designing of 16X16 bit VM is to group the 8 bit of each and every 16 bit input. The above said pairs forms incross and vertical product terms. Each input bit pairs are handled by a separate 8X8 VM block. The schematic depiction of a 16X16 bit VM block can be designed using 8X8 bit VM blocks.

E. 32x32 bit Vedic Multiplier




Fig 9: Block diagram of 32x32 bit Vedic Multiplier

Designing of 32X32 bit VM is as shown in Fig 9. Here the first stage is of 16X16 bit VM blocks as a Multiplication unit. The second stage comprises of carry and partial products. Then the third stage is of 32 bit Modified linear CSLA and 64 bit result of multiplication. The primary and initial step in the design of 32X32 bit VM is grouping the 16 bit of each 32 bit input. These pairs forms vertical, crosswise product terms. Separate 16X16 bit VM block handles each input bit pairs. The schematic depiction of 32X32 bit VM block can be designed using 16X16 bit VM blocks.

F. 64x64 bit vedic Multiplier




Fig 10: Block diagram of 64x64 bit Vedic Multiplier

Designing of 64X64 bit VM drawn in Fig 10. Here the first stage is of 32X32 bit VM blocks as a Multiplication unit. The second stage is of carry and partial products. Then the third stage comprises of 64 bit Modified linear CSLA and 128 bit result of multiplication. The primary and initial step in designing of 64X64 bit VM block is to group the 32 bit of each 64 bit input. These pairs form vertical incross and vertical product terms. Separate 32X32 bit VM block handles each input bit pairs. The schematic depiction of a 64X64 bit VM can be designed using 32X32 bit VM blocks.

G. 128x128 bit Vedic Multiplier




Fig 11: Block diagram of 128x128 bit Vedic Multiplier

Designing of 128X128 bit VM drawn in Fig 11. Here the 1st stage is of 64X64 bit VM blocks, as a Multiplication unit. The second stage is of carry and partial products. Then the third stage is of 128 bit Modified Linear CSLA and 256 bit result of multiplication. The primary and initial step in designing of 128X128 bit VM is to group the 64 bit of each 128 bit input. These pair forms incross and vertical product terms. Separate 64X64 bit VM block handles each and every input terms. The schematic depiction of 128X128 bit VM block can be designed using 64X64 bit VM blocks.

V. POWER REPORT

On-Chip	Power (W)	Used	Available
Logic	0.000	1705	66560
Signals	0.000	1938	---
IOs	0.000	508	633
Leakage	0.338		
Total	0.338		

VI. CONCLUSION

This paper comprises of simple technique that reduces the area and delay of CSLA architectures that are used in Vedic Multipliers. The advantage of using reduced number of gates is that the area gets reduced and the result analysis proves to be effective comparing with other multipliers that use various other techniques. Therefore the Modified Linear Carry Select Adder is indeed an effective architecture that is simple and area efficient for VLSI hardware implementation.

References

- [1] Kim, Y., and Kim, L. S., 2001, 64-bit carry-select adder with reduced area Electron. Lett. vol. 37, no. 10, pp. 614–615
- [2] Ramkumar, B., and Harish M Kittur, 2012, Low Power and Area Efficient Carry Select Adder, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp.1-5
- [3] Cadence, 2008, Encounter user guide, Version 6.2.4.
- [4] Ceiang, T. Y., and Hsiao, M. J. 1998, Carry-select adder using single ripple carry adder Electron. Lett, vol. 34, no. 22, pp. 2101–2103
- [5] Bedrij, O. J. 1962, Carry-select adder, IRE Trans. Electron. Computer, pp. 340–344.
- [6] Rabaey, J. M., 2001, Digital Integrated Circuits—A Design Perspective. Upper Saddle River, NJ: Prentice- Hall.
- [7] Ramkumar, B., Kittur, H. M., and Kannan, P.M. 2010, ASIC implementation of modified faster carry save adder Eur. J. Sci. Res., vol. 42, no. 1, pp.53–58.
- [8] He, Y., Chang, C. H., and Gu, J., 2005, An area efficient 64-bit square Root carry-select adder for low power applications, in proc. IEEE Int. Symp. Circuits Syst., vol. 4, pp. 4082-4085
- [9] VaijyanathKunchigi, LinganagodaKulkarni and SubhashKulkarni, 2012, High Speed and Area Efficient Vedic Multiplier.
- [10] Ganesh Kumar, G., Charishma, V., 2012, Design of High Speed Vedic Multiplier using Vedic Mathematics Techniques, International Journal of Scientific and Research Publications.
- [11] AkhileshTyagi, 1993, A Reduced-Area Scheme for Carry-Select Adders, IEEE Transactions on Computers, Vol.42, No.10, pp.1163-1170
- [12] PushpalataVerma, K. K., Mehta, 2012, Implementation of an Efficient Multiplier based on Vedic Mathematics Using EDA Tool, International Journal of Engineering and Advanced Technology (IJEAT)

Authors Profile



ADARSH.C pursuing **B.E.** degree in Electronics and

Communication Engineering in SNS College Of Technology, Coimbatore, Anna University, Chennai, India, since 2011-2015. His research interest includes VLSI and Cryptography.



GOBINATH.T pursuing **B.E.** degree in Electronics and Communication Engineering in SNS College Of Technology, Coimbatore, Anna University, Chennai, India, since 2011-2015. His research interest includes VLSI and Networks.



GOKUL KRISHNAN.T pursuing **B.E.** degree in Electronics and Communication Engineering in SNS College Of Technology, Coimbatore, Anna University, Chennai, India, since 2011-2015. His research interest includes VLSI and Digital Electronics.



MADHAN RAJ.B pursuing **B.E.** degree in Electronics and Communication Engineering in SNS College Of Technology, Coimbatore, Anna University, Chennai, India, since 2011-2015. His research interest includes VLSI and Digital Electronics.